From patchwork Wed Oct 28 07:44:08 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 4898 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f71.google.com (mail-wm1-f71.google.com [209.85.128.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1A69E3F066 for ; Wed, 28 Oct 2026 08:44:46 +0100 (CET) Received: by mail-wm1-f71.google.com with SMTP id 5b1f17b1804b1-4a1e489f97fsf6213865e9.0 for ; Wed, 28 Oct 2026 00:44:46 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1793173486; cv=pass; d=google.com; s=arc-20260327; b=ZunhOHDfTbtFNkI15nJwTNw1kso+SfiT3cArFZhiRoPpWOD08zmgr/LGJRVMnclJO7 fWUmvQyij+IX013Tdawzeh264RnaZowrJpKa7tGqDwgTXv34VFGg3n9E8sZW1QyJBG8Q 8fJ9PxPhadokM72AdWZAkHrlcvJFjkOB772aw8jPonnenEXm3x8x7k2Os4Yy6DytIRcR CTWMddDUzd9bYzvg+snZqBeuQaSPZaXElCTt6e/bXqkIJbW3YZwYCJ3yW/7lz1j+ffLH A1sXciUuqxmgiMczkROya+GJSZKutMQcKz/+lrIJ4xeTN24+m8GaZ0z+ThiMKD8/Ry/e Gozg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=97GMgvosPPA3OIu1KvZHxK6FepMmWvhAvE+7lfB7rNc=; fh=+Cvo38EPsFtohHx6mqMbiIaNaGpcsrOY2Ahbg2U3uts=; b=RGV7BHpA6yOrl5XCt546coSPZ/vnD+0S4xUzzKjUMSKeUivc8VaZ/BXDiycKqzm0bl Q11Cu/OppQRi2nqjyEy4pUblxo2nyPVLXCJKwsNidJPL2ahDEPudRMwL4AIhHyjAiHr7 U5bNRV/ofgbP+8+fOwRElZwXHWkt1aA9HlKJAD0Iab8aoldrYEuT02BhJBuHeS1wRXMx r4MVX+qmlEIIYNdIwS8d149mXF7EL7BG6NRwkJs7ZDLMxhJUYssh43ON0//jDKc3O+KQ HLSVp6AC04cKjSFKb14GE61x0jEXHPB5eeP/qFZA30Vlyu24ubfnHmBmNG06mvwkdulD lPwQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="CN81/03T"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1793173486; x=1793778286; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-type :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc:subject:date:message-id:reply-to:content-type; bh=97GMgvosPPA3OIu1KvZHxK6FepMmWvhAvE+7lfB7rNc=; b=M2BqWeLnQrWwCIpgpvxbdfQqysWNoDx96XYNHc1q0Da6P3F2JGPGXf8w30leC5nuJV 7FDvTorqtE2kLQkjBYYzXRsPd7OGEOUIEAYj/aovhiWojbgBWffEhABXg34Jk5CGIGdd rsAluv7NpsnDMbehsD38Add9dsbJMF+xaVqSY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793173486; x=1793778286; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :content-type:x-original-authentication-results:x-original-sender :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:x-gm-gg:x-beenthere:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=97GMgvosPPA3OIu1KvZHxK6FepMmWvhAvE+7lfB7rNc=; b=Hcw5oKsy/5Qp75muuRxOSye8DbEOdc4AP4xvIE9ftfZFyYA+85buU9ZB2CUAer+Bny fHtzEv6/nVzxS58D+tYXx97WgWaQ0hMZa2eNx+chZdIaw4M8GbaO9DNyef8fCiHKN05Y 5gKlTSIcqavTIMue1n+8HcouhV3xqnHkH3taz+o3YJCDbbYcC2NngFvk3MxKWbmPqNNT aUT6zaCzPZjp9sEQCw7kEmjmVIZQoIOEtVYYlDwT3jp7tx1nWp1zDCJt+LuC57rVsTyh IQ0h+9+laq/OBSZxQfMt+VO0FcaGofuBuYjI0QmE+GhpcUGHo4iLbw8ypK/9TR4cJow2 05Dw== X-Forwarded-Encrypted: i=2; AKwUvBw0xnv2oL+vulPqyr3o6q653uukz/4UnpSEFG6VkarJBhIvbpN3YMR7o+/YQhE/imK2zWBZZbaC+4WdRNHG@patchwork.amarulasolutions.com X-Gm-Message-State: AFq9FYI6d0njlQNb0AYcxTsSNClnnegry7C0BpXSQUaa8ZKP2+2yHPKl 3XnUNAKkJJC8cbf2FKZ8AAH/C+Q9YG9bDgAgsZatNhO1JVKhqHh6KpvnsmkV3T5/67adbw== X-Received: by 2002:a05:600c:c117:b0:4a2:cbe:beac with SMTP id 5b1f17b1804b1-4a9672f814emr21183755e9.23.1793173485601; Wed, 28 Oct 2026 00:44:45 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="ATskLdcosHYW5JbdFKEVI2Jx0Tk0Bg75xZ/tg3QklveCt3zxhg==" Received: by 2002:a05:600c:3ba5:b0:4a1:dede:3ae2 with SMTP id 5b1f17b1804b1-4a9272538b5ls7774615e9.1.-pod-prod-05-eu; Wed, 28 Oct 2026 00:44:44 -0700 (PDT) X-Received: by 2002:a05:600c:4e01:b0:4a2:190f:cf6a with SMTP id 5b1f17b1804b1-4a967ca03demr28137875e9.35.1793173483858; Wed, 28 Oct 2026 00:44:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1793173483; cv=none; d=google.com; s=arc-20260327; b=Jl/XowFcaRwW03kJtVfH7lS3nXfcquOSS8ZdCJhKJ0Q1hHPixxPJm7ybaNngzxoWsU Ws4Z/HuN5OjgUGILELcLovXHeNS6CP4lOJQgH4KS9OFcYwkWccHCM7FBA/lMwYSeLUZs FEl85GHbUQIPyZp/Wca9utROsXG1Ao5FtZJ6vJI9b8DRLPfthohzADj47EOJOUWK+Lfm DnqTnoX2EP22XtPoVCzRvME4je4Nwmwar7uYwOlZoPBvIjVaFCURKkeU5ObqDu1o/0KM uSlMbmYYbxXWWTFpSKEsXkMF0zqbn9fQy73XV3p+GB4hSNIBD6Tu5uYWsAC1gbi0dswZ LAqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Iye3U/dlGnZ00j+zjr7HAr1TeijBnNq2JkuJKGfJwwY=; fh=PbD9/XAkGeXOdmhINiq9gVEkmozRqhY0cRjgzaGu/Os=; b=Asu35UBLGCI4OC8z5tP9Qo3nazYQKeq/PtfwczbsHf6CADBFJeZbcOApbFUhejvpc9 KP0eG4l7+3AdhOieONByRGUtnNkbeOTUin5Zf+gLOQMEldZZoRnwXaV5mS7Idq5guIKQ F39/XVqWYHdZuMJrKsMu7QrwGNIeymD+gGzFdjMLjog/05qLT7v6f3upu4D47TGV6qj0 1pP5QTUZ0udv3XHlDgCPigPZeXPVV+Xo+qDGSJ69FiFKL2Pn3wGX4em8EVAfkwRz770b yI4wztrqB9/4Yk2+jIgqDUaV/8SDbFzGhPOfwQgLkogJ2yprWpSwVPJ0mnxjnUFw9fYU joTQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="CN81/03T"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ffacd0b85a97d-48e5e2e5559sor123669f8f.12.2026.10.28.00.44.43 for (Google Transport Security); Wed, 28 Oct 2026 00:44:43 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: AYBFou3ChLt4pN6wLTvKHCVPk4tgl5+lDpRbUSwkyDgOzXy/y3TXTgeVWmZfGOuGkZ3 SGdqfrNacNDMC+ABciYFSCLvKFLqfFNzDqZXxw2I3bAFXhGyW8zO7/fv1nNHrWmmBF+upn/6umj Z/CNrHl/eVNpgRSSTcwupk0BjJQDQ3jdbdFedgs7+Vjvrw6Y0ES99ZC5qVQzgLNpzv0CblTkZFz u0TQF6i6EO/DS8UhJqrdlS4ybZtJHZC5BIQVf5xAI6nKoZaHXbxLz1/aEK4OJw2xjdMSMBsfqRK pnTUFaAX3tK+lNrWdtPU3l3miBLeQDghyEQ9S4WvrGxmy0ukqnkkxX5lmyiscQzV7RiINdxxtjA Mzc/K26NWcYAa2G1ID9PVxfaShVrub7q0H2GoF9r/FsX/WJVFmWP+cIMq9OFn6hnB7ofWVwAXRk BVV/E56JNOr+nLEsylr6XDjidMFcfAtxFZOOO3v+C0kgeHAAtjue9aCEmKLIcZ3qBQF/Rk9C7R/ HqjR685q1oM1+AtVYoRMbfxrRQBxsKn5r/Qzxyxvlrhm6ZHZmFs8ivm+QtmrUW5mPvG/YjddkaL hkYfyELByn3e7KjiSI/mNhzua+ZOEvKB9gQAdj7l69Ggdsz1y3c0y7bPgQzOhK0U0inUvnKPTp0 gW/CXfZhL3pjH+YlNpItTl6RUfaj0DGJlEaYHKwauxi8+9VOjxMISHO+PY6TWkJlIck40J+NoRB /nhdrNpQnTbeGFIvJznUDcG+8wwA== X-Received: by 2002:a5d:4f07:0:b0:48c:7ee3:e07d with SMTP id ffacd0b85a97d-48e5d312c2bmr2716635f8f.52.1793173483413; Wed, 28 Oct 2026 00:44:43 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-79-14-29-58.business.telecomitalia.it. [79.14.29.58]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-48e412cc164sm25324882f8f.7.2026.10.28.00.44.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Oct 2026 00:44:42 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Brian Masney , Jerome Brunet , Stephen Boyd , Tero Kristo , linux-clk@vger.kernel.org, linux-omap@vger.kernel.org Subject: [PATCH v3 2/3] clk: ti: dpll: use the generic spread spectrum configuration Date: Wed, 28 Oct 2026 08:44:08 +0100 Message-ID: <20261028074436.1958132-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20261028074436.1958132-1-dario.binacchi@amarulasolutions.com> References: <20261028074436.1958132-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="CN81/03T"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The clock framework provides a generic API and DT property for spread spectrum clocking (SSC) since commit c86814e70390 ("clk: Introduce clk_hw_set_spread_spectrum"). Implement the set_spread_spectrum callback and convert the deprecated vendor specific properties to the generic configuration, so that existing DTs keep working. The SSC registers are programmed at the next rate change, as with the vendor specific properties. The generic framework expresses the spread in permyriad rather than permille, hence the change in the deltaM step computation, and also supports up-spread, which is rejected as the hardware does not support it. Signed-off-by: Dario Binacchi --- Changes in v3: - Keep parsing the deprecated vendor specific properties drivers/clk/ti/clock.h | 2 ++ drivers/clk/ti/dpll.c | 20 +++++++++---- drivers/clk/ti/dpll3xxx.c | 61 ++++++++++++++++++++++++++++++++------- include/linux/clk/ti.h | 9 ++---- 4 files changed, 70 insertions(+), 22 deletions(-) diff --git a/drivers/clk/ti/clock.h b/drivers/clk/ti/clock.h index d5e24fe4ae3a..83225e506314 100644 --- a/drivers/clk/ti/clock.h +++ b/drivers/clk/ti/clock.h @@ -271,6 +271,8 @@ int omap3_noncore_dpll_set_rate_and_parent(struct clk_hw *hw, unsigned long rate, unsigned long parent_rate, u8 index); +int omap3_noncore_dpll_set_spread_spectrum(struct clk_hw *hw, + const struct clk_spread_spectrum *ss_conf); int omap3_noncore_dpll_determine_rate(struct clk_hw *hw, struct clk_rate_request *req); int omap2_dpll_determine_rate(struct clk_hw *hw, struct clk_rate_request *req); diff --git a/drivers/clk/ti/dpll.c b/drivers/clk/ti/dpll.c index e01272cd628d..1329b4bc02f0 100644 --- a/drivers/clk/ti/dpll.c +++ b/drivers/clk/ti/dpll.c @@ -51,6 +51,7 @@ static const struct clk_ops dpll_ck_ops = { .set_parent = &omap3_noncore_dpll_set_parent, .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent, .determine_rate = &omap3_noncore_dpll_determine_rate, + .set_spread_spectrum = &omap3_noncore_dpll_set_spread_spectrum, .get_parent = &omap2_init_dpll_parent, .save_context = &omap3_noncore_dpll_save_context, .restore_context = &omap3_noncore_dpll_restore_context, @@ -63,6 +64,7 @@ static const struct clk_ops dpll_no_gate_ck_ops = { .set_parent = &omap3_noncore_dpll_set_parent, .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent, .determine_rate = &omap3_noncore_dpll_determine_rate, + .set_spread_spectrum = &omap3_noncore_dpll_set_spread_spectrum, .save_context = &omap3_noncore_dpll_save_context, .restore_context = &omap3_noncore_dpll_restore_context }; @@ -278,6 +280,7 @@ static void __init of_ti_dpll_setup(struct device_node *node, struct dpll_data *dd = NULL; int ssc_clk_index; u8 dpll_mode = 0; + u32 ssc_modfreq = 0, ssc_deltam = 0; u32 min_div; dd = kmemdup(ddt, sizeof(*dd), GFP_KERNEL); @@ -349,11 +352,18 @@ static void __init of_ti_dpll_setup(struct device_node *node, &dd->ssc_modfreq_reg)) goto cleanup; - of_property_read_u32(node, "ti,ssc-modfreq-hz", - &dd->ssc_modfreq); - of_property_read_u32(node, "ti,ssc-deltam", &dd->ssc_deltam); - dd->ssc_downspread = - of_property_read_bool(node, "ti,ssc-downspread"); + /* Deprecated, superseded by assigned-clock-sscs */ + of_property_read_u32(node, "ti,ssc-modfreq-hz", &ssc_modfreq); + of_property_read_u32(node, "ti,ssc-deltam", &ssc_deltam); + if (ssc_modfreq && ssc_deltam) { + dd->ssc_conf.modfreq_hz = ssc_modfreq; + /* permille to permyriad */ + dd->ssc_conf.spread_bp = ssc_deltam * 10; + if (of_property_read_bool(node, "ti,ssc-downspread")) + dd->ssc_conf.method = CLK_SPREAD_DOWN; + else + dd->ssc_conf.method = CLK_SPREAD_CENTER; + } } if (of_property_read_bool(node, "ti,low-power-stop")) diff --git a/drivers/clk/ti/dpll3xxx.c b/drivers/clk/ti/dpll3xxx.c index 8c51b988a04f..634fe0a1f9fd 100644 --- a/drivers/clk/ti/dpll3xxx.c +++ b/drivers/clk/ti/dpll3xxx.c @@ -295,30 +295,32 @@ static void _lookup_sddiv(struct clk_hw_omap *clk, u8 *sd_div, u16 m, u8 n) * omap3_noncore_dpll_ssc_program - set spread-spectrum clocking registers * @clk: struct clk * of DPLL to set * - * Enable the DPLL spread spectrum clocking if frequency modulation and - * frequency spreading have been set, otherwise disable it. + * Enable the DPLL spread spectrum clocking according to the configuration + * set by omap3_noncore_dpll_set_spread_spectrum(), otherwise disable it. */ static void omap3_noncore_dpll_ssc_program(struct clk_hw_omap *clk) { struct dpll_data *dd = clk->dpll_data; + const struct clk_spread_spectrum *conf = &dd->ssc_conf; + bool downspread = conf->method == CLK_SPREAD_DOWN; unsigned long ref_rate; u32 v, ctrl, mod_freq_divider, exponent, mantissa; u32 deltam_step, deltam_ceil; ctrl = ti_clk_ll_ops->clk_readl(&dd->control_reg); - if (dd->ssc_modfreq && dd->ssc_deltam) { + if (conf->method != CLK_SPREAD_NO) { ctrl |= dd->ssc_enable_mask; - if (dd->ssc_downspread) + if (downspread) ctrl |= dd->ssc_downspread_mask; else ctrl &= ~dd->ssc_downspread_mask; ref_rate = clk_hw_get_rate(dd->clk_ref); mod_freq_divider = - (ref_rate / dd->last_rounded_n) / (4 * dd->ssc_modfreq); - if (dd->ssc_modfreq > (ref_rate / 70)) + (ref_rate / dd->last_rounded_n) / (4 * conf->modfreq_hz); + if (conf->modfreq_hz > (ref_rate / 70)) pr_warn("clock: SSC modulation frequency of DPLL %s greater than %ld\n", __clk_get_name(clk->hw.clk), ref_rate / 70); @@ -337,9 +339,10 @@ static void omap3_noncore_dpll_ssc_program(struct clk_hw_omap *clk) v |= exponent << __ffs(dd->ssc_modfreq_exp_mask); ti_clk_ll_ops->clk_writel(v, &dd->ssc_modfreq_reg); - deltam_step = dd->last_rounded_m * dd->ssc_deltam; - deltam_step /= 10; - if (dd->ssc_downspread) + /* spread_bp is in permyriad, convert to percent first */ + deltam_step = dd->last_rounded_m * conf->spread_bp; + deltam_step /= 100; + if (downspread) deltam_step /= 2; deltam_step <<= __ffs(dd->ssc_deltam_int_mask); @@ -353,7 +356,7 @@ static void omap3_noncore_dpll_ssc_program(struct clk_hw_omap *clk) if (deltam_step & dd->ssc_deltam_frac_mask) deltam_ceil++; - if ((dd->ssc_downspread && + if ((downspread && ((dd->last_rounded_m - (2 * deltam_ceil)) < 20 || dd->last_rounded_m > 2045)) || ((dd->last_rounded_m - deltam_ceil) < 20 || @@ -682,6 +685,44 @@ int omap3_noncore_dpll_set_rate(struct clk_hw *hw, unsigned long rate, return ret; } +/** + * omap3_noncore_dpll_set_spread_spectrum - set the DPLL SSC configuration + * @hw: pointer to the clock to set the spread spectrum configuration for + * @ss_conf: spread spectrum configuration + * + * Stores the spread spectrum clocking (SSC) configuration of the DPLL. The + * configuration is programmed along with the DPLL multiplier and divider + * at the next rate change. The hardware supports center-spread and + * down-spread only. Returns 0 on success, or a negative error value on + * failure. + */ +int omap3_noncore_dpll_set_spread_spectrum(struct clk_hw *hw, + const struct clk_spread_spectrum *ss_conf) +{ + struct clk_hw_omap *clk = to_clk_hw_omap(hw); + struct dpll_data *dd = clk->dpll_data; + + if (!dd || !dd->ssc_enable_mask) + return -EOPNOTSUPP; + + switch (ss_conf->method) { + case CLK_SPREAD_NO: + break; + case CLK_SPREAD_CENTER: + case CLK_SPREAD_DOWN: + if (!ss_conf->modfreq_hz || !ss_conf->spread_bp) + return -EINVAL; + break; + default: + /* Up-spread is not supported by the hardware */ + return -EINVAL; + } + + dd->ssc_conf = *ss_conf; + + return 0; +} + /** * omap3_noncore_dpll_set_rate_and_parent - set rate and parent for a DPLL clock * @hw: pointer to the clock to set rate and parent for diff --git a/include/linux/clk/ti.h b/include/linux/clk/ti.h index 54a3fa370004..107056120c2c 100644 --- a/include/linux/clk/ti.h +++ b/include/linux/clk/ti.h @@ -65,10 +65,7 @@ struct clk_omap_reg { * @ssc_enable_mask: mask of the DPLL SSC enable bit in @control_reg * @ssc_downspread_mask: mask of the DPLL SSC low frequency only bit in * @control_reg - * @ssc_modfreq: the DPLL SSC frequency modulation in kHz - * @ssc_deltam: the DPLL SSC frequency spreading in permille (10th of percent) - * @ssc_downspread: require the only low frequency spread of the DPLL in SSC - * mode + * @ssc_conf: the DPLL SSC configuration * @flags: DPLL type/features (see below) * * Possible values for @flags: @@ -124,9 +121,7 @@ struct dpll_data { u32 ssc_modfreq_exp_mask; u32 ssc_enable_mask; u32 ssc_downspread_mask; - u32 ssc_modfreq; - u32 ssc_deltam; - bool ssc_downspread; + struct clk_spread_spectrum ssc_conf; u8 flags; };