From patchwork Wed May 6 13:55:14 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Patrick Barsanti X-Patchwork-Id: 4601 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f70.google.com (mail-wm1-f70.google.com [209.85.128.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 372F63F09C for ; Wed, 6 May 2026 15:55:25 +0200 (CEST) Received: by mail-wm1-f70.google.com with SMTP id 5b1f17b1804b1-48d0677b5f7sf22885255e9.1 for ; Wed, 06 May 2026 06:55:25 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1778075724; cv=pass; d=google.com; s=arc-20240605; b=b4MizqtnMSDVtd9kCMNjY8lPY7oNIlrObYPwFgVxvML/az+Z2Mjx/uQszIetuJqAdz l5i8CRjENSW3AZZcMaFKCUVUMV+v75TzxGnKV4pO5R53j1Pz/gmjIqpnodp5IHMiDz0c tQ1ZEIV7nrxi2eHTRNc+hW3kibaciMKsJirB4LFdtY4dJNuV3RUB8lhx4fybogpI5pvS qlF9d3Tv7JCqMpEEHCK2B8CuNGRgZewZARfYHNXrwJ+qe9v4kB6zj7zMJz33j3dPA43S 2jolfH0WAvRmvZsq75fFdm4hTyq2bHwXFRh+bmPSgSKEtXF0yRMtlfsZj8Ptgc6NTwoM SakA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=zHVfjQq0/k+eESeWDH5B+cT6tu9E8eKiLSwWGHukoHY=; fh=Ihk8WdNFQANomKN+fVpqLCSgLw2LiGLnpuPZip3JB48=; b=cAMVvEo82Sq9k4zid1pyHeJPl0SFdTHg6dx9pHSU70LLKu2pe4tgt6nDaBejWX89L3 DuPtVOe2KvK17c7IRn0WsmE4JhcbjV4ma4NHaZCuNFF8ZxLvoImT9FmJLsS6tL2XQ372 QSDYXA5bhi1i07I/51tOcS7+fI0xfalYL+VK7VNRiol2wno5YI8tq0ZG6GQ2YlZkmxt/ Fr5zEt9TPYalOCNB7ID/tw/AhD8EOPOebnMEFxs1Ggnj9Iw4ZIx/bdSA9QbfONHm71Yf 0yXAJ3KocG6ORx6X/PF9ua63OETsvOQSCqlem6zFojAtD2pC+qZt3IQs3pKKUyH+qwQR 4iGw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="FwccM/IX"; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1778075724; x=1778680524; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date:message-id:reply-to; bh=zHVfjQq0/k+eESeWDH5B+cT6tu9E8eKiLSwWGHukoHY=; b=VBwmG7say0BUN3EL9R6EwnXchmfVtRbIdyVSADsmfV7WVy/ie5x9lhmAw4DPyJLzRR cJlOMGVWE6pefbCVXqvlhc/k8/wDiHu6Q+7Nd0filmu+kCjFfoAo0MwY5edfpKv1mLoH zHIagc4S5P5vur7Pj+G2v8T7SmP5nyWbPmOZM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778075724; x=1778680524; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-gm-gg:x-beenthere :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=zHVfjQq0/k+eESeWDH5B+cT6tu9E8eKiLSwWGHukoHY=; b=BavVL+W9ba8Eb8LcQQ2GAWMkQC8SDn80dgCuzZLZGn39XjPxOTOWzCfJDnbUMytOxB d3LRbTTLY9c+6/Vu53cccgrM7Mu92vce+I6s1Gk7YqhMJQrF3jNb+LWgcMWeh3OKjXU4 M9ZSeDIfuMznWz162HvTSb2vWJAeGc6OTxTya1Nn4xBC2kwqw4BJMBfyewDHQACaseo3 9aSe+JYDm1grRTClq78Tt1t0EF6dw7v8qBSwy4ze9ExiF5kCQC2WSwuLVRYiEtmHDArF OLFCsXrLjUICN/b4rhx6xXRMsQEjjPoJy7gFuE2et2cdcGAkpO3zU1vf4zoTM2+9hHVM cZ6A== X-Forwarded-Encrypted: i=2; AFNElJ+dafHcsb2yQe3I1yboh/ei5op/XslOHEZ4DZ0rTL+qR1u8hUMT01LhGn0DS82hp8RaqyI62qPzmuecGmls@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzFZGCQrYNRDC/dJOB1gF6MwnExf0zqvDdoI7MJlii0tECn1j4K +dz2BDaENG8pjQau4KXDEdBRA4aQ3XKp952hR0S2MgzyqaxRwDTOniIsl0YorlKKp0VFfQ== X-Received: by 2002:a05:600c:a10d:b0:487:12c:e7e1 with SMTP id 5b1f17b1804b1-48e51e1f013mr47706845e9.11.1778075724516; Wed, 06 May 2026 06:55:24 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="AUV6zMNko1+C309Tyk/8OQUByRStU5MeRgMBR99UkMBZ8oOFjg==" Received: by 2002:a05:600c:3654:b0:489:1b02:7d07 with SMTP id 5b1f17b1804b1-48a83bf77a6ls69346105e9.2.-pod-prod-04-eu; Wed, 06 May 2026 06:55:23 -0700 (PDT) X-Received: by 2002:a05:600c:a10d:b0:487:12c:e7e1 with SMTP id 5b1f17b1804b1-48e51e1f013mr47705645e9.11.1778075722810; Wed, 06 May 2026 06:55:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1778075722; cv=none; d=google.com; s=arc-20240605; b=Wisg/VVaXoGwZLm5kqb8EhW1AWeiyK47gxwz/LMexopQW1EePNR+KQh57kmYPngpcN voKWfub+7wcA1x3JbJcqgzrsGVv+771sH4s+yTJjRVRrYmgL/Yio1PcYGx0/D4uoEScz 4+3z5SAdOYy7cuWoZTc9T33K5fcJ7doZHlbS2n1RypR7r9B9dZtenAi/Gi7GR0c1WV7q TvEH+F9RJ870Igngkec8jivoa2JuFselB+wMyuwNhNr0FNLczR66kjbZkApgRlibFHGT 7O4FGQQRJ9nUAfive81CBu/VsBmYAicS7dDGYTIGGcUvp1pIgstavRe0Xc/k4J3unKbl HjXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=sLvNmT5N9xfhkp9ppRLQBuLBsM9Wf1Ff3VMJ6yk6VUQ=; fh=2CEFPH9LbYEkCHnL3mEAYlXHplYXmNfaRSSMcWf0ojw=; b=jWLe+SU/SUiq+OszNRL6iSn8ru9mraZ2aZD60wzDX6AMTMe2jrBa4BknPF+jIWidoN KKwexSjDlgCvKENnivx2n+W1o1rqK0OHGCVnAfv0mJ8BcrKASHotiAOTrMH12gOzmB3r guk9FAjwML/AI/JAKIHPZI57FMO+5ut4i2WHrpUwh+6ZU1NHCFO0iSL1EpmQTyGIiOi7 4tJqGVkeAsBFgdAtauqUJ37xTroBX8mwFm88w0ciAjMr1ypDT+MIduoTkz8sVHD0l61G edy24vB5F8eMhpY+Zh01BNmmmQ+IoVLGtj2PaCRXi84iWC0T3FEDI7yuD02SDl/Y61I+ 2XWA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="FwccM/IX"; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id 5b1f17b1804b1-48d1a4b800esor8867345e9.14.2026.05.06.06.55.22 for (Google Transport Security); Wed, 06 May 2026 06:55:22 -0700 (PDT) Received-SPF: pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Gm-Gg: AeBDietFoeBurnhQ+sXm6M8wPqb+XVumeNhJbvi7HPJq9S2ffQCVMuMFpLKYgY5AJd6 C1mX5iDjEq12Hl/9BADE5+G91bYTn8LUnzBZcMeNTsjKT4Zv7QnOStBNgSvEdninfdyn3Wob+YG 9dYqxZ2zpGsjZ5+tSqGQCBxiLr+g7LYrwWgHQg21PCenI3JdkFsKdXWPN2P31mDJYuIa7r9iqbs A6U+ntY5pdvr0/lL1qzzeU4vEzTL7AjGJgJXE06KYiCYULUvhPo3tO1ahHH0+bpYgh0gxJFUiNV oxN1U3O2Zqef2LvmdWRqXJ7B7ljVmtLqdtmArJ/rdBVMbn9XTldJN3snUkYUyXsGmtXW4n6u4jZ rGNHDEPXg/lMYclosJnF1oSU7TZGYLl54YO5lNbuSGKVoCUtjF5pkPj0+jKiJ63UpqKgEswPNpb 9TTKDVWSGh70xEXmdQbEX3WbQlgRxqukIhn9SVYurCpkksrDYeRvV/8dqo7AQoLpgXI4g= X-Received: by 2002:a05:600c:c11c:b0:486:fbd1:9dc0 with SMTP id 5b1f17b1804b1-48e51f3b57emr44942125e9.22.1778075721893; Wed, 06 May 2026 06:55:21 -0700 (PDT) Received: from thinkpat ([2001:b07:6474:ebbf:861d:3628:8e37:a323]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e538a5486sm52146395e9.6.2026.05.06.06.55.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 May 2026 06:55:21 -0700 (PDT) From: Patrick Barsanti To: linux-amarula@amarulasolutions.com Cc: michael@amarulasolutions.com, dario.binacchi@amarulasolutions.com, patrick@barsanti.me, andrea.ricchi@amarulasolutions.com, Patrick Barsanti Subject: [PATCH 1/3] dt-bindings: vendor-prefixes: Add Axelera AI Date: Wed, 6 May 2026 15:55:14 +0200 Message-ID: <20260506135516.11561-1-patrick.barsanti@amarulasolutions.com> X-Mailer: git-send-email 2.53.0 MIME-Version: 1.0 X-Original-Sender: patrick.barsanti@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="FwccM/IX"; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Axelera AI is an EU-based provider of AIPUs for edge AI inference. Link: https://axelera.ai/ Signed-off-by: Patrick Barsanti --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Documentation/devicetree/bindings/vendor-prefixes.yaml index 28784d66ae7b..595ad9423ece 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -217,6 +217,8 @@ patternProperties: description: Avnet, Inc. "^awinic,.*": description: Shanghai Awinic Technology Co., Ltd. + "^axelera,.*": + description: Axelera AI "^axentia,.*": description: Axentia Technologies AB "^axiado,.*": From patchwork Wed May 6 13:55:15 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Patrick Barsanti X-Patchwork-Id: 4602 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f71.google.com (mail-wm1-f71.google.com [209.85.128.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id BCE4640B42 for ; Wed, 6 May 2026 15:55:25 +0200 (CEST) Received: by mail-wm1-f71.google.com with SMTP id 5b1f17b1804b1-48906aa28cbsf7411175e9.0 for ; Wed, 06 May 2026 06:55:25 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1778075725; cv=pass; d=google.com; s=arc-20240605; b=E66k/Jh5dhp0dCaoAsgfcTmZ1Rd7NHo5W3n8zhfGioATPw/UrYqPNJCzuDUoo/GGW0 h3Fcc+TCCQYxVXNadbGAm4Y2HIjJw4PjTVkcRKpuTTthjrTaKN6QFUOqS38R+3fVetNx wRs4SMRpknFOJ4eg/P98NNrYbfC/Ssim+7e/G3QppEvNWcLCkX8lwihEntBQKnZY1Q5y 7jaA9gqSYEYbsLBXacVgLbqZ3Tq9/zZPG9/+URMaUgQw5WmtBLjzX3g4I0J+u+8Clnol 0pah9yewOoGkccmzr3cF5m6flsdAa+H6kGTINSok3O74Q9yKDjV5g9/C6jr1OPDH5tkL V1Bg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=+pfv7f9FJgMBz/Yl1sYtmgak0WSzgQ1lh6HS8KibK48=; fh=hlw8oqYcMMQZmhxbMbMDAN42aJNigt0izEawgRfMxxI=; b=c0k1VfG7y20MkDyTLhXgusoAZmLmWaAYVLFOPy8VaTQevSbqYz4ypmuEtKjzSs7US5 khNh6KRni1W1RBEB2fe+qnkO96LxXZh7+Puj6JgZ1o8eUvEbsfCXF1joeBsroNc+xmrj DNwfsKochqj4t2s1ZpBICW573Pd59zJnHS2nAAqXq27s1aYMpiW3dyWnKE0TfCAbgI5X K7T0DpM6wUphBW/8okQvEM8SrZGP7HVYPnp4VjDAFCtuDTrWxxTXZv5MPL5RtodTDMsQ VnmgZNyWvX2fevOM57vltIAOjCVWlQ1Q3fmrDBsfxiHc+FuvuMd2/kSVp1Hcmysw4qCd kNaA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mrJs7+aA; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1778075725; x=1778680525; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=+pfv7f9FJgMBz/Yl1sYtmgak0WSzgQ1lh6HS8KibK48=; b=Fh6grspw0eBrpjl3aLCFLKQ5RgyM9z6SovPQdTyR5HCugEIt7pZiFjoaZKGXeo8T0t 0kWUUF+bhVWwmGrptcwKoGZYEwrs154jCdIk7itb1T7biU4UV7jW5CLneplOM9CTOK4o hYzNMuFxH4SHgaXPVtJ+fflnDqt3fwDVfSAks= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778075725; x=1778680525; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=+pfv7f9FJgMBz/Yl1sYtmgak0WSzgQ1lh6HS8KibK48=; b=HHOxUWKif3qfOUbaBdYGHqy5AF59vIH8VQUODAhz6IYLb+RmcksabHgjvgzlzhHdoR wQ5AOq59LKCqeC2d7nnGxmuaXMDS3zbzEjd57E4rSMC/T43Gd+XUVFMXoJlfOtnhLVf9 0we9RcxMvDU6O512ex/1I3tYpCLGRHZfqf1Fxm3sUEs269Ux2PZ9gFeqxgGTjCGuOtNQ THPItw0Y7Us/H3s5YD/ySydqm6VtKPOgtYjeLfNqjGFh8GAN3FvI/xEFhcKUaWI9nX5d 2MNaWjno6X6xNKKA2aqmkDGLzR49CbXIAcliN+gjArM3OtdbL4rvs4k1XM86mCXT2HF4 DKEw== X-Forwarded-Encrypted: i=2; AFNElJ/gDWW1y8uOo+SuVYJh7VcuytKXgy63qHPLVCjXQEJXotEOoWYjx+ZcyKWNyPCBWrlvB6djSDH07MyZiEyE@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzTqp/unPqByChsqgqsrSgfTgWWOaIw/hysdlEE2c3bHqA1OTtk UpOLLnrXPX/s0ZhxpPRdfCfKzCXcoV5a5EdMxC1MELRmqUGxsLeueviEywJQUQL4pEw/xtSBbSs bHg== X-Received: by 2002:a05:600c:c0c1:b0:48a:5339:a46 with SMTP id 5b1f17b1804b1-48e522a950bmr36906555e9.9.1778075725397; Wed, 06 May 2026 06:55:25 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="AUV6zMP5Zkl7i0nJ1qHQrOJhCMjx/5AJtumRPFA3t4+k1HL4pQ==" Received: by 2002:a05:600c:35d1:b0:48a:44bc:d6fa with SMTP id 5b1f17b1804b1-48e51d75b68ls9598835e9.0.-pod-prod-00-eu; Wed, 06 May 2026 06:55:24 -0700 (PDT) X-Received: by 2002:a05:600c:821a:b0:48a:79d8:a8d6 with SMTP id 5b1f17b1804b1-48e52286b5dmr49199235e9.7.1778075723776; Wed, 06 May 2026 06:55:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1778075723; cv=none; d=google.com; s=arc-20240605; b=kE5QTv3DCoWh7UbcleGhK5i7mafe7IOOcGwa0SOfbfkg/cNPcM1OkFH2hD013mul+t 3TaqCXlKsisj0m1ehT2+QwIG5Wcxjifgv8FMX7ZJfRtZJpxCZZtU0hhurc5KSlL+QJ0f FkNS3U+YZtBdVV6kgtF+oYMgrMAttkHSmdnJPsePoANbhdghn39BJNu6mdd3cf5ZdlC5 vzAVn85J0LfOy7ANB2g4pmsqc9zkLCtO20g12Z9OsuAK4l+Sv+66wf1UtY74f9ypo0IY Xzi20s6THxV9xAtz9waUVTj4ZuJCNsjqcHzZQjK70W61hNaNEtzOYD5I4TJu1Mmilwr6 +tBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=huSUFU6ip7GkC8Ccc+ugSGLD8hr2PM+jnPbb2q1KoI8=; fh=2CEFPH9LbYEkCHnL3mEAYlXHplYXmNfaRSSMcWf0ojw=; b=OTFS5s0Dvc5RlSE3wmBs3EDb2c6/11CxwsnYs3ykalIka1umtSUFMl67I1J84e+tSI akEJ23o4+JO1/2sgTCuEGOegdo1s3bRJpkRX/SoVhQdpvGABidsUc/iXyOb76Q5krB/1 sy8BijOwOL9lvVcdJA0qyhru/+0yjMIQQy8JsNd/iKZSlfh6ZmmAPnuBnOX8NJ1bZsYz eKNGukik4fs9LZHArVZGLshL+6YsVuLGIWb1OsXtsrIBTEv4iIa1QtkF2qsbDdag5llT o7Wcpcm7mQzbb9mGKrmKuuvGq4wlgDQwpCiXsz1yGQ/Jdj9NEeHGFEt5VD2bCqrvYubp cwIg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mrJs7+aA; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id 5b1f17b1804b1-48e534d87c2sor4836165e9.1.2026.05.06.06.55.23 for (Google Transport Security); Wed, 06 May 2026 06:55:23 -0700 (PDT) Received-SPF: pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Gm-Gg: AeBDieu0MIMiJrvOj+mapuk4F1ZyV9+cG5Gl6DkSil9zJ8N5hSJNg08pt0Rdpctl95l 9Ie7oEb112Nb5555TjyFX69HLWJ8egJFsvYN24DX6QpgonvLCzvEXIQs1NEGbqrOQpuzrNYXqjd OTzBA1kQo97yhJJ2qsMxpquw4+6DMW0vABzwCmG7dKB82lqJgFB1vzFk8VBW+t8erxHn9bJVHNd 2qixlWLqZ0M5JnFUkp1BhbB9mzGp1RnazcQfWM7eLNQX53n/ebpC+zXQOCtMpgerDaxf17x+wzy Smw94HekuB71DgCIzbrX2Qb1KVmGOFhBnjcdltTYiyQcoBSgD6NWjviQU5+jEFLAdJbbw9ZJZwN pnAe82iq7HiAYSLZ3ti713Ne6UffEolTwGzvUArsMwTW6vCSLysV+xUXrCo2z3e8ZCYph6M9JWm 3jooXOwn2s1U6Th6r3CVcsF5iIFMYT3t1Xa2L43pCWt6314LAsBfjpvBJz X-Received: by 2002:a05:600c:348f:b0:485:3cef:d6ea with SMTP id 5b1f17b1804b1-48e522c0854mr54915905e9.13.1778075723000; Wed, 06 May 2026 06:55:23 -0700 (PDT) Received: from thinkpat ([2001:b07:6474:ebbf:861d:3628:8e37:a323]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e538a5486sm52146395e9.6.2026.05.06.06.55.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 May 2026 06:55:22 -0700 (PDT) From: Patrick Barsanti To: linux-amarula@amarulasolutions.com Cc: michael@amarulasolutions.com, dario.binacchi@amarulasolutions.com, patrick@barsanti.me, andrea.ricchi@amarulasolutions.com, Patrick Barsanti Subject: [PATCH 2/3] dt-bindings: arm: rockchip: Add Axelera AI Metis Compute Board Date: Wed, 6 May 2026 15:55:15 +0200 Message-ID: <20260506135516.11561-2-patrick.barsanti@amarulasolutions.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260506135516.11561-1-patrick.barsanti@amarulasolutions.com> References: <20260506135516.11561-1-patrick.barsanti@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: patrick.barsanti@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mrJs7+aA; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The Axelera AI Metis Compute Board is a SBC based on the Rockchip RK3588 SoC. Specification: - Rockchip RK3588 - 16GB LPDDR4 - Axelera AI Metis AIPU, 4GB/16GB LPDDR4X - 64GB eMMC - uSD slot - 2x SATA ports - 2x Gigabit LAN - 1x M.2 E key - 1x M.2 B key - 1x HDMI2.0 - 1x USB-C with DP - 4x USB3.1 Link: https://axelera.ai/evaluation-systems/metis-compute-board Signed-off-by: Patrick Barsanti --- Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml index 1a9dde18626d..a784c9eddc50 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -107,6 +107,11 @@ properties: - asus,rk3566-tinker-board-3s - const: rockchip,rk3566 + - description: Axelera AI Metis Compute Board + items: + - const: axelera,metis-sbc + - const: rockchip,rk3588 + - description: Beelink A1 items: - const: azw,beelink-a1 From patchwork Wed May 6 13:55:16 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Patrick Barsanti X-Patchwork-Id: 4603 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wr1-f71.google.com (mail-wr1-f71.google.com [209.85.221.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3C9BB40C95 for ; Wed, 6 May 2026 15:55:27 +0200 (CEST) Received: by mail-wr1-f71.google.com with SMTP id ffacd0b85a97d-44a3aee3813sf2770016f8f.3 for ; Wed, 06 May 2026 06:55:27 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1778075727; cv=pass; d=google.com; s=arc-20240605; b=WG+fAN/ncPSQhI1WHPZgy+MkPGihhvhrT1nlQSeit0hqORyx3kJt9ez8GkNdlwKJ7J zKyuuiZezE7svs+eNUTF/4kBxy2cT1WH4f7ZdlKNOeW2R/wBzwJAdP2OE7p5Q0xf7KFL oV6RwAGnChquMrqUUgL51eUSpySr/EIzw4Ft4pVzY6g9YhEf4qyEC3a11r1F1kxmKMrN 8/72S/gyL7ojLIqz2unFNu6AYWyhA0qf8p2AxI4cbi55fDBZr5oF9Vf5L4JdcsjJrfB9 +E2kFE1Sw3FuRU553r2xAfqXhga65J+43TSUHc+SnPLevx/pDc7y6ERm8tI4b39fKAOh KBtg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=zlV5rtmD0FnP5vnY/eyH4aBMBuRBy+mc76iGca4Au7w=; fh=ehXg6iOVubSVuQKumjERM1Leho2ILirzwYd0e5iem54=; b=PYnEFYSrTUuGiurQAjEyAdO/gJqrAizSQ1IU8TXT2i3zEsOm5NeNMNxf8AuweSRHOY wSHNA1ZoJyd83arUJ/vSCrVMQLWRn8EeZJPdrK3CznU0ij61eGE2xPlXdvK3jz2WwsXX Hj7p/mPrfArhA+VdtPs7bLBUou+dBRCOoGz0x3Z/EM5Qw2c8jayzDTiSa9Xs+AmWX9MN aGv6fchlKrYame2DRtLak8fJh8t72JlqHlRqRfiqoomGkj8ZqzYy/tJ/ehzF5KRPllTB dgj+wmKxgcgfyE9/dtOwd/tRduAh+KSMJC0tupqGhSlOgaxppLW2e83/4qIVbKZQK61s xBpQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=W8WDi96t; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1778075727; x=1778680527; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=zlV5rtmD0FnP5vnY/eyH4aBMBuRBy+mc76iGca4Au7w=; b=TbsrjrWQI2yKM/UmRvsTDdWWmEyvaq4C+Sxp50cmN3mCYnqn7f64cssg5jj3drV8jG yjysHluz2Cd0kJfglWJw3A+yCVUIcQQQbBzZkuRNQcsmJdSy353G0IIPcqXctNtjvrpR A2EK2DQXtssR/zH5/fiHV6GEhKtEJlQ+ULO6Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778075727; x=1778680527; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=zlV5rtmD0FnP5vnY/eyH4aBMBuRBy+mc76iGca4Au7w=; b=Hs4VQiXBW5ZCga9E+tculuVSVtS+MSX534hhuSzGQIc7A6d0aJGAftzdGa9j6WEKiK TtK7zfsTjvrhsXtEyO6PJADqvFmmDrk9d2a3itz22KAx5TAHhk2slu+hgRf37j8D7RVb JQKOgzihs5gBpt8vDDHVa8quvEN1S1g62xjVdwGpwdW1O9CsgdOaCpE/XgMAlHf9F3wu rfdNduqHMRXRsJGeMGK3Fa+Ckxsoe3C4EmQDNVedpeJ48wU0iOufHWEJ3Bk6/OWLu73+ FHbXH1bfjS6xYZoNhODXgbiUJ744mcF2rfKCquDOaiLb0cRu4U3oVNEwYizOjyjYt0YX ZPCw== X-Forwarded-Encrypted: i=2; AFNElJ/MX/KtYKyiWXvpaYrFCheo6DPw7gh6EF0EQzFc1S6+b71MYBT7xhWfBvtJX0kyyRrZxn3Y39q2zC5n0zpO@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxIzm9YbtTjPUw05RJ2VlMk2NCAFArchEBk987Z41V6jFz6q8tK buy/eYomLzs2wLkzSYtSqNkLPCC7IyeXpTjL16DJTLhnz0RLpb7CqR6gH9Vb3jZgReb+9A== X-Received: by 2002:a05:6000:2383:b0:451:4d47:c9d9 with SMTP id ffacd0b85a97d-4515b61bd76mr6116339f8f.14.1778075726756; Wed, 06 May 2026 06:55:26 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h="AUV6zMMc44mR4763P6eM6A4pr2o/i+CRAdNr31LPAABuEXn7OA==" Received: by 2002:a05:6000:41dc:b0:451:d2ab:832e with SMTP id ffacd0b85a97d-451d2ab8735ls744177f8f.0.-pod-prod-06-eu; Wed, 06 May 2026 06:55:25 -0700 (PDT) X-Received: by 2002:a05:6000:2f87:b0:43c:ef4f:79e4 with SMTP id ffacd0b85a97d-4515dc808b2mr5890215f8f.37.1778075724927; Wed, 06 May 2026 06:55:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1778075724; cv=none; d=google.com; s=arc-20240605; b=IvP/vbYqf08p6L2nqg636G4ZFa5e+/v5ExobgJPfAKTDNGqkRtSLLsgn29ubOs7Oqe CcztpyGclOWh8h3vAWrAumM79idaXeGdihfIXiehSWmVSLau6K8K3AT9K7YTtwz9Otiw q436zuvIkSCaGqNB3yEM/AkCQvLDw603tiCCfUH62BKQJXqya2rGS9XPd5UUsn1q9UtO 4SJwM2Xavon+6CWAGjNzKKLevAdO73sh99Q/c58+ASCrxmsg+f0PJSh+4x1Ffw5BsW48 KujoX5caqNUU/+DT1F/klerTEXwxP/6yTg0zHhmqPrCl0V+Cnfh+Oe/u71qKowoQni7d SB5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=npxBTKLGXeNVMAzToEVIZfyMZlWLtkeNDsT0TU034XA=; fh=2CEFPH9LbYEkCHnL3mEAYlXHplYXmNfaRSSMcWf0ojw=; b=RDCN9+h7MOINUWI2lJdLfQ1WD3VhDjJ8+oEe7/Swno5rJnFOzwFlcyA8ZenFs9/h/h as92c2g52V7/qs98u/vQ9HsuntLf3XzKi71wCkrqF/pw8BLX6ipKpQNj7jbeUBr34a79 Vy4O0AP8xlq8jOcKpnhbEkP+VJuOg98kUe1L9tKL6TOoPD7CCKVGXNmnFUm8uqofmLIy w5d7Flsd2UdB/UyAqhKJjAooy1AJZTh0ZIkYnwmXc4/q6f9YithB3mzxQ1H62/DiS8cL ivfUGoOO9/zuE5h+9Ku/561bMgyS47BNRux+qtP0FtpdWyWo1zAcSmZ0yOZgAFdUbj1t /97A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=W8WDi96t; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id ffacd0b85a97d-45028755cd9sor728721f8f.7.2026.05.06.06.55.24 for (Google Transport Security); Wed, 06 May 2026 06:55:24 -0700 (PDT) Received-SPF: pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Gm-Gg: AeBDietOHTfjPlO9fnXKTRG/r3R7gmtXyfKwsL7J5TmZBbyu0jPiJ8OqP6SVKV2nDb5 cmLKE1TDjNNV3mjqkZEs1v42pOoRm5z9jexT/mOBJy06FJwpDmQNrdorBH7d4JN2fnWV91rsews +/Oyp7jCFMhoTi9Pq0aZT4z9eBiDVndtnKwTNI1iwBJknbYTd4Dk3/G018bUapdi9/gRFq3YCsS Ezcj8QvQeytYWo32+2OjIodceQjI34dSRxU3vH9wDwCY/SaQljentwsRfScCCP14X+93mBfnlVV kElPTowrReCMOpgsKsHcyPUY4qXRhNcr1SYyy2Orw8xqvIJo6OzZDq47oblszSaa8jD2nC944Ea jLalUU/cAtOI61lOn1LmrNL9Tq7eEzD2hr0m0SSJeTprQR+BYBQ2Fq0YwFZiOZI/quEjL+boJ/x /n2Q1u59Z+K5M0dpb9i++nnv6KBPLveLO+1gyAiWlzvMUbcSliYsyPoqXG X-Received: by 2002:a05:600c:c094:b0:48a:8b02:ae91 with SMTP id 5b1f17b1804b1-48e51e20638mr44649755e9.11.1778075724077; Wed, 06 May 2026 06:55:24 -0700 (PDT) Received: from thinkpat ([2001:b07:6474:ebbf:861d:3628:8e37:a323]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48e538a5486sm52146395e9.6.2026.05.06.06.55.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 06 May 2026 06:55:23 -0700 (PDT) From: Patrick Barsanti To: linux-amarula@amarulasolutions.com Cc: michael@amarulasolutions.com, dario.binacchi@amarulasolutions.com, patrick@barsanti.me, andrea.ricchi@amarulasolutions.com, Patrick Barsanti Subject: [PATCH 3/3] arm64: dts: rockchip: Add Axelera AI metis-sbc Date: Wed, 6 May 2026 15:55:16 +0200 Message-ID: <20260506135516.11561-3-patrick.barsanti@amarulasolutions.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260506135516.11561-1-patrick.barsanti@amarulasolutions.com> References: <20260506135516.11561-1-patrick.barsanti@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: patrick.barsanti@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=W8WDi96t; spf=pass (google.com: domain of patrick.barsanti@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=patrick.barsanti@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=neutral header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add minimal device tree for the Axelera AI Metis Compute Board (rk3588-metis-sbc). It offers efficient ai compute for multi-stream computer vision and GenAI applications in a compact design. It features a quad-core Axelera AI Metis AIPU and an RK3588 SoC processor. This basic version of the dts supports: - Console - eMMC - HDMI - USB - 2x Gigabit Ethernet Link: https://axelera.ai/evaluation-systems/metis-compute-board Signed-off-by: Michael Trimarchi Signed-off-by: Dario Binacchi Signed-off-by: Patrick Barsanti --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../boot/dts/rockchip/rk3588-metis-sbc.dts | 1033 +++++++++++++++++ 2 files changed, 1034 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588-metis-sbc.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile index cb55c6b70d0e..8241f6ec2606 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -192,6 +192,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-h96-max-v58.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-jaguar.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-jaguar-ethernet-switch.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-jaguar-pre-ict-tester.dtbo +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-metis-sbc.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-mnt-reform2.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-nanopc-t6.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-nanopc-t6-lts.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3588-metis-sbc.dts b/arch/arm64/boot/dts/rockchip/rk3588-metis-sbc.dts new file mode 100644 index 000000000000..7baf5902ffdc --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3588-metis-sbc.dts @@ -0,0 +1,1033 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) + +/dts-v1/; + +#include +#include +#include +#include +#include "rk3588.dtsi" + +/ { + model = "Axelera AI Metis Compute Board"; + compatible = "axelera,metis-sbc", "rockchip,rk3588"; + + aliases { + mmc0 = &sdhci; + mmc1 = &sdmmc; + }; + + chosen { + stdout-path = "serial2:1500000n8"; + }; + + hdmi0-con { + compatible = "hdmi-connector"; + type = "a"; + + port { + hdmi0_con_in: endpoint { + remote-endpoint = <&hdmi0_out_con>; + }; + }; + }; + + pcie20_avdd0v85: pcie20-avdd0v85 { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "pcie20_avdd0v85"; + vin-supply = <&vdda_0v85_s0>; + }; + + pcie20_avdd1v8: pcie20-avdd1v8 { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "pcie20_avdd1v8"; + vin-supply = <&vcca_1v8_s0>; + }; + + pcie30_avdd0v75: pcie30-avdd0v75 { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "pcie30_avdd0v75"; + vin-supply = <&hdmi_vdda0v85_s0>; + }; + + pcie30_avdd1v8: pcie30-avdd1v8 { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "pcie30_avdd1v8"; + vin-supply = <&vcca_1v8_s0>; + }; + + vbus5v0_typec: vbus5v0-typec { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>; /* TYPEC5V_PWREN */ + pinctrl-0 = <&typec5v_pwren>; + pinctrl-names = "default"; + regulator-name = "usbc_ss_vbus"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + vin-supply = <&vcc5v0_sus>; + }; + + vcc_1v1_nldo_s3: vcc-1v1-nldo-s3 { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-name = "vcc_1v1_nldo_s3"; + vin-supply = <&vcc4v0_sys>; + }; + + vcc_1v8_pcie: vcc_1v8-pcie { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>; /* PCIE30_PWREN_H */ + pinctrl-0 = <&pcie30_pwren_h>; + pinctrl-names = "default"; + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_pcie"; + startup-delay-us = <50000>; + vin-supply = <&vcc_1v8_s3>; + }; + + vcc_3v3_sd_s0: vcc-3v3-sd-s0 { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>; /* SDMMC_PWREN */ + pinctrl-0 = <&sdmmc_pwren>; + pinctrl-names = "default"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vsd_3v3"; + startup-delay-us = <1000000>; + vin-supply = <&vcc_3v3_s3>; + }; + + vcc12v_dcin: vcc12v-dcin { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <12000000>; + regulator-max-microvolt = <12000000>; + regulator-name = "12vsus"; + }; + + vcc3v3_hubreset: vcc3v3-hubreset { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio3 RK_PB2 GPIO_ACTIVE_HIGH>; /* USB_HUB_RST_N */ + pinctrl-0 = <&usb_hub_rst_n>; + pinctrl-names = "default"; + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc3v3_hubreset"; + vin-supply = <&vcc_3v3_s3>; + }; + + vcc3v3_m2: vcc3v3-m2 { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; /* PCIE_PWREN_H */ + pinctrl-0 = <&pcie_pwren_h>; + pinctrl-names = "default"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "3v_m2"; + vin-supply = <&vcc3v3_sus>; + }; + + vcc3v3_sus: vcc3v3-sus { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "3vsus"; + vin-supply = <&vcc12v_dcin>; + }; + + vcc4v0_sys: vcc4v0-sys { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <4000000>; + regulator-max-microvolt = <4000000>; + regulator-name = "vcc4v0_sys"; + vin-supply = <&vcc12v_dcin>; + }; + + vcc5v0_host: vcc5v0-host { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>; /* USB_HOST_PWREN */ + pinctrl-0 = <&usb_host_pwren>; + pinctrl-names = "default"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-name = "vcc5v0_host"; + vin-supply = <&vcc5v0_sus>; + }; + + vcc5v0_sus: vcc5v0-sus { + compatible = "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-name = "5vsus"; + vin-supply = <&vcc12v_dcin>; + }; +}; + +&combphy0_ps { /* sata0 */ + status = "okay"; +}; + +&combphy1_ps { /* sata1 */ + status = "okay"; +}; + +&combphy2_psu { /* pcie2x1l1 */ + status = "okay"; +}; + +&cpu_b0 { + cpu-supply = <&vdd_cpu_big0_s0>; + mem-supply = <&vdd_cpu_big0_s0>; +}; + +&cpu_b1 { + cpu-supply = <&vdd_cpu_big0_s0>; + mem-supply = <&vdd_cpu_big0_s0>; +}; + +&cpu_b2 { + cpu-supply = <&vdd_cpu_big1_s0>; + mem-supply = <&vdd_cpu_big1_s0>; +}; + +&cpu_b3 { + cpu-supply = <&vdd_cpu_big1_s0>; + mem-supply = <&vdd_cpu_big1_s0>; +}; + +&cpu_l0 { + cpu-supply = <&vdd_cpu_lit_s0>; + mem-supply = <&vdd_cpu_lit_mem_s0>; +}; + +&cpu_l1 { + cpu-supply = <&vdd_cpu_lit_s0>; + mem-supply = <&vdd_cpu_lit_mem_s0>; +}; + +&cpu_l2 { + cpu-supply = <&vdd_cpu_lit_s0>; + mem-supply = <&vdd_cpu_lit_mem_s0>; +}; + +&cpu_l3 { + cpu-supply = <&vdd_cpu_lit_s0>; + mem-supply = <&vdd_cpu_lit_mem_s0>; +}; + +&gmac0 { + clock_in_out = "output"; + phy-handle = <&rgmii_phy0>; + /* Use rgmii-rxid mode to disable rx delay inside Soc */ + phy-mode = "rgmii-rxid"; + pinctrl-0 = <&gmac0_miim + &gmac0_tx_bus2 + &gmac0_rx_bus2 + &gmac0_rgmii_clk + &gmac0_rgmii_bus>; + pinctrl-names = "default"; + tx_delay = <0x44>; + /* rx_delay = <0x4f>; */ + wakeup-source; + snps,reset-gpio = <&gpio4 RK_PB3 GPIO_ACTIVE_LOW>; /* GMAC0_RST_N */ + snps,reset-active-low; + /* Reset time is 20ms, 100ms for rtl8211f */ + snps,reset-delays-us = <0 20000 100000>; + status = "okay"; +}; + +&gmac1 { + clock_in_out = "output"; + phy-handle = <&rgmii_phy1>; + /* Use rgmii-rxid mode to disable rx delay inside Soc */ + phy-mode = "rgmii-rxid"; + pinctrl-0 = <&gmac1_miim + &gmac1_tx_bus2 + &gmac1_rx_bus2 + &gmac1_rgmii_clk + &gmac1_rgmii_bus>; + pinctrl-names = "default"; + tx_delay = <0x43>; + /* rx_delay = <0x3f>; */ + wakeup-source; + snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>; /* GMAC1_RST_N */ + snps,reset-active-low; + /* Reset time is 20ms, 100ms for rtl8211f */ + snps,reset-delays-us = <0 20000 100000>; + status = "okay"; +}; + +&gpu { + mali-supply = <&vdd_gpu_s0>; + status = "okay"; +}; + +&hdmi0 { + pinctrl-0 = <&hdmim0_tx0_cec &hdmim0_tx0_hpd_sbc &hdmim0_tx0_scl &hdmim0_tx0_sda>; + pinctrl-names = "default"; + status = "okay"; +}; + +&hdmi0_in { + hdmi0_in_vp0: endpoint { + remote-endpoint = <&vp0_out_hdmi0>; + }; +}; + +&hdmi0_out { + hdmi0_out_con: endpoint { + remote-endpoint = <&hdmi0_con_in>; + }; +}; + +&hdmi0_sound { + status = "okay"; +}; + +&hdptxphy0 { + status = "okay"; +}; + +&i2c0 { + pinctrl-0 = <&i2c0m2_xfer>; + pinctrl-names = "default"; + status = "okay"; + + vdd_cpu_big0_s0: regulator@42 { + compatible = "rockchip,rk8602"; + reg = <0x42>; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <1050000>; + regulator-name = "vdd_cpu_big0_s0"; + regulator-ramp-delay = <2300>; + vin-supply = <&vcc4v0_sys>; + fcs,suspend-voltage-selector = <1>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_big1_s0: regulator@43 { + compatible = "rockchip,rk8603", "rockchip,rk8602"; + reg = <0x43>; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <1050000>; + regulator-name = "vdd_cpu_big1_s0"; + regulator-ramp-delay = <2300>; + vin-supply = <&vcc4v0_sys>; + fcs,suspend-voltage-selector = <1>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&i2c1 { + pinctrl-0 = <&i2c1m2_xfer>; + pinctrl-names = "default"; + status = "okay"; + + vdd_npu_s0: vdd_npu_mem_s0: rk8602@42 { + compatible = "rockchip,rk8602"; + reg = <0x42>; + regulator-compatible = "rk860x-reg"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd_npu_s0"; + regulator-ramp-delay = <2300>; + vin-supply = <&vcc4v0_sys>; + rockchip,suspend-voltage-selector = <1>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&i2c6 { + status = "okay"; + + rtc: rtc@68 { + compatible = "ti,bq32000"; + reg = <0x68>; + }; +}; + +&i2s5_8ch { + status = "okay"; +}; + +&mdio0 { + rgmii_phy0: phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0x1>; + }; +}; + +&mdio1 { + rgmii_phy1: phy@3 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0x3>; + }; +}; + +&pcie2x1l1 { + pinctrl-0 = <&pciex1_perst_n &pcie_wake_n &pciex1_clkreq_n>; + pinctrl-names = "default"; + reset-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_LOW>; /* PCIEX1_PERST_N */ + vpcie3v3-supply = <&vcc3v3_m2>; + rockchip,perst-inactive-ms = <1000>; + status = "okay"; +}; + +&pcie30phy { + status = "okay"; +}; + +&pcie3x4 { + pinctrl-0 = <&pciex4_perst_n>; + pinctrl-names = "default"; + reset-gpios = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>; /* PCIEX4_PERST_N */ + /* + * Set to 1v8 because the electronics on the pcie3x4 slot + * do not receive 3v3 supply at all, but the supply must + * be specified for the board to boot and the documentation + * requires this specific name. + */ + vpcie3v3-supply = <&vcc_1v8_pcie>; + rockchip,perst-inactive-ms = <1000>; + rockchip,wait-for-link-ms = <8000>; + status = "okay"; +}; + +&pinctrl { + hdmi { + hdmim0_tx0_hpd_sbc: hdmim0-tx0-hpd-sbc { + rockchip,pins = <3 RK_PD4 3 &pcfg_pull_none>; + }; + }; + + pci { + pcie_pwren_h: pcie-pwren-h { + rockchip,pins = <0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pcie30_pwren_h: pcie30-pwren-h { + rockchip,pins = <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + pciex1_clkreq_n: pciex1-clkreq-n { + rockchip,pins = <4 RK_PA0 4 &pcfg_pull_down>; + }; + + pcie_wake_n: pcie-wake-n { /* M.2_TYPE_B1 wake irq */ + rockchip,pins = <4 RK_PA1 4 &pcfg_pull_down>; + }; + + pciex1_perst_n: pciex1-perst-n { /* pcie reset */ + rockchip,pins = <4 RK_PA2 4 &pcfg_pull_none>; + }; + + pciex4_perst_n: pciex4-perst-n { /* pcie3x4 reset */ + rockchip,pins = <4 RK_PB6 4 &pcfg_pull_none>; + }; + }; + + sdmmc { + sdmmc_pwren: sdmmc-pwren { + rockchip,pins = <0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + usb { + usb_hub_rst_n: usb-hub-rst-n { + rockchip,pins = <3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + usb_host_pwren: usb-host-pwren { + rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + usb-typec { + cc_int_n: cc-int-n { + rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + typec5v_pwren: typec5v-pwren { + rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +&saradc { + vref-supply = <&vcca_1v8_s0>; + status = "okay"; +}; + +&sata0 { + status = "okay"; +}; + +&sata1 { + status = "okay"; +}; + +/* eMMC */ +&sdhci { + bus-width = <8>; + max-frequency = <200000000>; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + no-sd; + no-sdio; + non-removable; + full-pwr-cycle-in-suspend; + status = "okay"; +}; + +/* microSD */ +&sdmmc { + bus-width = <4>; + cap-sd-highspeed; + cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>; /* SOC_SDMMC_CD */ + disable-wp; + max-frequency = <150000000>; + sd-uhs-sdr104; + vmmc-supply = <&vcc_3v3_sd_s0>; + vqmmc-supply = <&vccio_sd_s0>; + status = "okay"; +}; + +&spi2 { + assigned-clock-rates = <200000000>; + assigned-clocks = <&cru CLK_SPI2>; + num-cs = <1>; + pinctrl-0 = <&spi2m2_cs0 &spi2m2_pins>; + pinctrl-names = "default"; + status = "okay"; + + rk806single: rk806single@0 { + compatible = "rockchip,rk806"; + reg = <0x0>; + spi-max-frequency = <1000000>; + + interrupt-parent = <&gpio0>; + interrupts = ; /* PMIC_INT_L */ + system-power-controller; + + pinctrl-0 = <&pmic_pins>, <&rk806_dvs1_null>, <&rk806_dvs2_null>, <&rk806_dvs3_null>; + pinctrl-1 = <&rk806_dvs1_pwrdn>; + pinctrl-names = "default", "pmic-power-off"; + + /* 2800mv-3500mv */ + low_voltage_threshold = <3000>; + /* 2700mv-3400mv */ + shutdown_voltage_threshold = <2700>; + /* 140 160 */ + shutdown_temperture_threshold = <160>; + hotdie_temperture_threshold = <115>; + + /* 0: restart PMU; + * 1: reset all the power off reset registers, + * forcing the state to switch to ACTIVE mode; + * 2: Reset all the power off reset registers, + * forcing the state to switch to ACTIVE mode, + * and simultaneously pull down the RESETB PIN for 5mS before releasing + */ + pmic-reset-func = <1>; + + vcc1-supply = <&vcc4v0_sys>; + vcc2-supply = <&vcc4v0_sys>; + vcc3-supply = <&vcc4v0_sys>; + vcc4-supply = <&vcc4v0_sys>; + vcc5-supply = <&vcc4v0_sys>; + vcc6-supply = <&vcc4v0_sys>; + vcc7-supply = <&vcc4v0_sys>; + vcc8-supply = <&vcc4v0_sys>; + vcc9-supply = <&vcc4v0_sys>; + vcc10-supply = <&vcc4v0_sys>; + vcc11-supply = <&vcc_2v0_pldo_s3>; + vcc12-supply = <&vcc4v0_sys>; + vcc13-supply = <&vcc_1v1_nldo_s3>; + vcc14-supply = <&vcc_1v1_nldo_s3>; + vcca-supply = <&vcc4v0_sys>; + + pwrkey { + status = "okay"; + }; + + pinctrl_rk806: pinctrl_rk806 { + gpio-controller; + #gpio-cells = <2>; + + rk806_dvs1_null: rk806_dvs1_null { + pins = "gpio_pwrctrl2"; + function = "pin_fun0"; + }; + + rk806_dvs1_slp: rk806_dvs1_slp { + pins = "gpio_pwrctrl1"; + function = "pin_fun1"; + }; + + rk806_dvs1_pwrdn: rk806_dvs1_pwrdn { + pins = "gpio_pwrctrl1"; + function = "pin_fun2"; + }; + + rk806_dvs1_rst: rk806_dvs1_rst { + pins = "gpio_pwrctrl1"; + function = "pin_fun3"; + }; + + rk806_dvs2_null: rk806_dvs2_null { + pins = "gpio_pwrctrl2"; + function = "pin_fun0"; + }; + + rk806_dvs2_slp: rk806_dvs2_slp { + pins = "gpio_pwrctrl2"; + function = "pin_fun1"; + }; + + rk806_dvs2_pwrdn: rk806_dvs2_pwrdn { + pins = "gpio_pwrctrl2"; + function = "pin_fun2"; + }; + + rk806_dvs2_rst: rk806_dvs2_rst { + pins = "gpio_pwrctrl2"; + function = "pin_fun3"; + }; + + rk806_dvs2_dvs: rk806_dvs2_dvs { + pins = "gpio_pwrctrl2"; + function = "pin_fun4"; + }; + + rk806_dvs2_gpio: rk806_dvs2_gpio { + pins = "gpio_pwrctrl2"; + function = "pin_fun5"; + }; + + rk806_dvs3_null: rk806_dvs3_null { + pins = "gpio_pwrctrl3"; + function = "pin_fun0"; + }; + + rk806_dvs3_slp: rk806_dvs3_slp { + pins = "gpio_pwrctrl3"; + function = "pin_fun1"; + }; + + rk806_dvs3_pwrdn: rk806_dvs3_pwrdn { + pins = "gpio_pwrctrl3"; + function = "pin_fun2"; + }; + + rk806_dvs3_rst: rk806_dvs3_rst { + pins = "gpio_pwrctrl3"; + function = "pin_fun3"; + }; + + rk806_dvs3_dvs: rk806_dvs3_dvs { + pins = "gpio_pwrctrl3"; + function = "pin_fun4"; + }; + + rk806_dvs3_gpio: rk806_dvs3_gpio { + pins = "gpio_pwrctrl3"; + function = "pin_fun5"; + }; + }; + + regulators { + vdd_gpu_s0: vdd_gpu_mem_s0: dcdc-reg1 { + regulator-boot-on; + regulator-enable-ramp-delay = <400>; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd_gpu_s0"; + regulator-ramp-delay = <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: vdd_cpu_lit_mem_s0: dcdc-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-init-microvolt = <800000>; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd_cpu_lit_s0"; + regulator-ramp-delay = <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_log_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <800000>; + regulator-name = "vdd_log_s0"; + regulator-ramp-delay = <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <750000>; + }; + }; + + vdd_vdenc_s0: vdd_vdenc_mem_s0: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-init-microvolt = <750000>; + regulator-min-microvolt = <550000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd_vdenc_s0"; + regulator-ramp-delay = <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <900000>; + regulator-name = "vdd_ddr_s0"; + regulator-ramp-delay = <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <850000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vdd2_ddr_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_2v0_pldo_s3: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <2000000>; + regulator-max-microvolt = <2000000>; + regulator-name = "vdd_2v0_pldo_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <2000000>; + }; + }; + + vcc_3v3_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc_3v3_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vddq_ddr_s0: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vddq_ddr_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vcca_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcca_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdda_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-name = "vdda_1v2_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcca_3v3_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vccio_sd_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcca1v8_pldo6_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "vdd_0v75_s3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <750000>; + }; + }; + + vdda_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "vdda_ddr_pll_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <850000>; + }; + }; + + hdmi_vdda0v85_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <837500>; + regulator-max-microvolt = <837500>; + regulator-name = "hdmi_vdda0v85_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-name = "vdda_0v85_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <750000>; + regulator-name = "vdd_0v75_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&u2phy0_otg { + rockchip,typec-vbus-det; +}; + +&u2phy1 { + status = "okay"; +}; + +&u2phy1_otg { + phy-supply = <&vcc5v0_host>; + status = "okay"; +}; + +&u2phy2 { + status = "okay"; +}; + +&u2phy2_host { + phy-supply = <&vcc5v0_host>; + status = "okay"; +}; + +&u2phy3 { + status = "okay"; +}; + +&u2phy3_host { + phy-supply = <&vcc5v0_host>; + status = "okay"; +}; + +&uart2 { + pinctrl-0 = <&uart2m0_xfer>; + status = "okay"; +}; + +&usb_host0_ehci { + status = "okay"; +}; + +&usb_host0_ohci { + status = "okay"; +}; + +&usb_host1_ehci { + status = "okay"; +}; + +&usb_host1_ohci { + status = "okay"; +}; + +&usb_host1_xhci { + dr_mode = "host"; + status = "okay"; +}; + +&usbdp_phy1 { + status = "okay"; +}; + +&vop { + status = "okay"; +}; + +&vop_mmu { + status = "okay"; +}; + +&vp0 { + vp0_out_hdmi0: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg = ; + remote-endpoint = <&hdmi0_in_vp0>; + }; +};