From patchwork Sun Feb 28 15:52:18 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1673 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4E4CA3F069 for ; Sun, 28 Feb 2021 16:52:46 +0100 (CET) Received: by mail-pj1-f70.google.com with SMTP id y5sf4815298pju.5 for ; Sun, 28 Feb 2021 07:52:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527565; cv=pass; d=google.com; s=arc-20160816; b=XF/BIq4SfFtzFXo6JJjPfU/lO6B+I4rnaT8eYY1M6omFzM0FAoCBWQGphSZKOm8PYX /KOWhKfg+XIxCCQLrisZys/nbNP6TNBe2WnFs9L05+Kejk9GvTuBKhYooPF1HMy7kNxh OgkbfcTf3nvCjn6E/xb5KIV5nNv4BvUKZwWEvPUw7X9mKPdphQrbeceyPW5mzpBKWM0r /gg3VsycfcJ4WUkUXQ2VPxO354MPWy2YHRLp1L5QUOh7bs2fPpbysKVTpaVnIMpIwjLY Xu4TStqhFUWmRX+Wb5yh0YwZxmveLU7W9PmQMdgjHIuxV+itTnrhxW8VbT1cub2cy1ra MY6Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=kCvD1QBNsBfJGjHk7hTHOO5euW7F+T4y5pUOhaX00Zg=; b=ka0s4i1bAptwltUsg6yw2hPdxH3GuS0bLRoZSUuPpEQVEEsHBr3TNL0HTFfA27UXX7 2yhFB3z9kpurGim2MRHdib+m36mobDNBeHeOHNDyJlirmMAH+THMVfxflK3HtgLuNdJB R3B6Emp8pkGwzqD9EoFwDLuL4KhWifXrEoedSxAIWzTqgqI+4ILLXKsTOTdAaoE6W4x8 2XNXQg9WZFsxm9XQACIVtT83H7WR+lKADibRCSpHr7FAAHcVOMQ20S/7IXpd0xOPNAVu HNEpG/0PyEd8N3YPDLZeO/f75g1YPtHZL6c5ON4SIflWa13g0724XEjLOhUvGPCZ+rdh 4p4g== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BoswGlBl; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=kCvD1QBNsBfJGjHk7hTHOO5euW7F+T4y5pUOhaX00Zg=; b=UBcFx5H6YgLzJBUxqKTDla9OxvaeU4qIRenM1Oe0T1iHuh6W9Ve69WSSpLzL7bRfGM 9FXGtotDEcM/pu0NVo2H+D4ame5iH3UF2mJOTdH7IfqS4ggbN9MdhAC7rijAl/bPH/eU 8+8ML0xJlNTak3KKeBJf8CYIzy03TBeKfrNv8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=kCvD1QBNsBfJGjHk7hTHOO5euW7F+T4y5pUOhaX00Zg=; b=oAjLX+d/5okVlx2i3fHfLZPFwwoaGEYjiI5LNmf6uUrnHdC6WCey7WJzpOlS5M2wWT jZUSmV7MlwjdwJg4UjYCYCPD+5BQDKDHzpoTPD1LembKPFriSxjoxM+w8D/C8w6K9/Nt QM/3v5vxo8lm1VTjxUN8d9nQDtD3c4sNoFylUNW/+pdvin975rzTTlw/0XjkWKdsGOck DMnlm1f4/7UTsgega/QwqaRs2QAWpF60RmUQtLYFArHRQS8ZGUkRw58S/4leu/k0rFFy 4Fwe1d1uRh0uYdSfCOvGo0usp4gBB4tkYgJVWgzxcXW3V+kXR472j01DRoQWjcqb/AcA yojg== X-Gm-Message-State: AOAM530vzqfHp30r7snkfvnSlECmFxdrj0ezXWolA/4Xi+LDMb8fPBft 6AMwcJVU8UvUZVlxvPP6hiWoqg9l X-Google-Smtp-Source: ABdhPJw5lU6esJ9hPsHoXD1LtqQiSSczXcRZKtRvCFKByENXkyJndcfCRVJ0s1LcxjpCVuGDHIE0fg== X-Received: by 2002:a63:5647:: with SMTP id g7mr10124117pgm.113.1614527565113; Sun, 28 Feb 2021 07:52:45 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:2502:: with SMTP id l2ls912690pgl.5.gmail; Sun, 28 Feb 2021 07:52:44 -0800 (PST) X-Received: by 2002:a62:ed10:0:b029:1e6:2447:f8ba with SMTP id u16-20020a62ed100000b02901e62447f8bamr11210447pfh.61.1614527564537; Sun, 28 Feb 2021 07:52:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527564; cv=none; d=google.com; s=arc-20160816; b=AovswYAVrA1cbkv9LWPXUf/EU1VJuqea+UViB9l9zfKucaJwP8jBxQS4MHvBysVChb 2gIbc8D1jOAnJLDfvZuuQClfJtD1RClRMjK74JmFLsnWb/A88TUdnmNsfgfmp85E8adb ZGFJNz1q8EtZj/zrUaQiOsKzhM7RW+qxzPgqtVa2UYA4t5/jdF3PhyhvLp8uN9bMOKep 6jZBQ0AUSu/AxAXd+U9xMku+Oq/ZMkSYVVEQD9xwvHuzW5FEBKzDq+7eLi3hlXDBK6FJ Wo45jTTIQV6glSOciZ11RJX/18LsW+S1P9OBpwl2OlWkIKRSsU06HMxTQA90SYWhUsXU hNrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7KGTEH2nJQEoTOzO1mxN/ui3LOLKWOBSGiOjthnYqqM=; b=NazOVBIQl/qWboR3gbO4nXRedkiQJGJgyeK0EgrFrxASvACg6D11m0i3wM45jqLh+D f7dhJIT3L565KDAkqeVUDx5wv70w987c0NdNmSU6/ZG3JZiPwAXKwisiumCm/z7ynsbJ fDtpjW8g8R6oLacO92pN1sOD5IV4X/Iy7XEbUnzGSkL5TaHg1sGnfJpIEecRc4R3A84s kgM7hL0sAdUK5l4I0ZVR2I7CVv8kkJSjJUEhLGxydYnmyRMDx5sDIs53zGfrJtiY6AFJ 85LlBjhy5Aj1Qu98QjmFfiCqKPK8sJgbSW6fEJTFQ8fog9Ifhg2TIGvEtJNoGPkYaJwW fprw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BoswGlBl; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4sor6756845pfn.10.2021.02.28.07.52.44 for (Google Transport Security); Sun, 28 Feb 2021 07:52:44 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a62:8202:0:b029:1ed:b091:cc88 with SMTP id w2-20020a6282020000b02901edb091cc88mr11142158pfd.53.1614527564282; Sun, 28 Feb 2021 07:52:44 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:43 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 1/9] ARM: dts: stm32: Add Engicam i.Core STM32MP1 SoM Date: Sun, 28 Feb 2021 21:22:18 +0530 Message-Id: <20210228155226.77904-2-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BoswGlBl; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. General features: - STM32MP157A - Up to 1GB DDR3L - 4GB eMMC - 10/100 Ethernet - USB 2.0 Host/OTG - I2S - MIPI DSI to LVDS - rest of STM32MP157A features i.Core STM32MP1 needs to mount on top of Engicam baseboards for creating complete platform solutions. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi | 196 +++++++++++++++++++ 1 file changed, 196 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi new file mode 100644 index 0000000000..01166ccacf --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi @@ -0,0 +1,196 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-stm32mp1", "st,stm32mp157"; + + memory@c0000000 { + device_type = "memory"; + reg = <0xc0000000 0x20000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + mcuram2: mcuram2@10000000 { + compatible = "shared-dma-pool"; + reg = <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible = "shared-dma-pool"; + reg = <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible = "shared-dma-pool"; + reg = <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible = "shared-dma-pool"; + reg = <0x10042000 0x4000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible = "shared-dma-pool"; + reg = <0x30000000 0x40000>; + no-map; + }; + + retram: retram@38000000 { + compatible = "shared-dma-pool"; + reg = <0x38000000 0x10000>; + no-map; + }; + }; + + vddcore: regulator-vddcore { + compatible = "regulator-fixed"; + regulator-name = "vddcore"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + }; + + vdd: regulator-vdd { + compatible = "regulator-fixed"; + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vdd_usb: regulator-vdd-usb { + compatible = "regulator-fixed"; + regulator-name = "vdd_usb"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vdda: regulator-vdda { + compatible = "regulator-fixed"; + regulator-name = "vdda"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vdd_ddr: regulator-vdd-ddr { + compatible = "regulator-fixed"; + regulator-name = "vdd_ddr"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + }; + + vtt_ddr: regulator-vtt-ddr { + compatible = "regulator-fixed"; + regulator-name = "vtt_ddr"; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <675000>; + regulator-always-on; + vin-supply = <&vdd>; + }; + + vref_ddr: regulator-vref-ddr { + compatible = "regulator-fixed"; + regulator-name = "vref_ddr"; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <675000>; + regulator-always-on; + vin-supply = <&vdd>; + }; + + vdd_sd: regulator-vdd-sd { + compatible = "regulator-fixed"; + regulator-name = "vdd_sd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + v3v3: regulator-v3v3 { + compatible = "regulator-fixed"; + regulator-name = "v3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + v2v8: regulator-v2v8 { + compatible = "regulator-fixed"; + regulator-name = "v2v8"; + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-always-on; + vin-supply = <&v3v3>; + }; + + v1v8: regulator-v1v8 { + compatible = "regulator-fixed"; + regulator-name = "v1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + vin-supply = <&v3v3>; + }; +}; + +&dts { + status = "okay"; +}; + +&i2c2 { + i2c-scl-falling-time-ns = <20>; + i2c-scl-rising-time-ns = <185>; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_pins_a>; + pinctrl-1 = <&i2c2_sleep_pins_a>; + status = "okay"; +}; + +&ipcc { + status = "okay"; +}; + +&iwdg2{ + timeout-sec = <32>; + status = "okay"; +}; + +&m4_rproc{ + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>; + mbox-names = "vq0", "vq1", "shutdown"; + interrupt-parent = <&exti>; + interrupts = <68 1>; + status = "okay"; +}; + +&rng1 { + status = "okay"; +}; + +&rtc{ + status = "okay"; +}; + +&vrefbuf { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + vdda-supply = <&vdd>; + status = "okay"; +}; From patchwork Sun Feb 28 15:52:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1674 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D8F763F069 for ; Sun, 28 Feb 2021 16:52:49 +0100 (CET) Received: by mail-pg1-f198.google.com with SMTP id b8sf2860363pgi.4 for ; Sun, 28 Feb 2021 07:52:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527568; cv=pass; d=google.com; s=arc-20160816; b=rLBlxP/7b0TEFe1QNo+JQkOfXeCa2W4mszuRjvVayMPZjKoa4K4jqcncbf1sHNKN07 Q/grW8CiJ7gstvOSbXcIRB8OarD6Itw865aEi58jvnnQx/7Q0bvF7y6Diz7S24WsDN3U E4FcWYx6jbAOc61YceeiRU0p5VAuu3OU+wPEEuC00ARBvcCQRKaDMVotxJDUg+MMHqo/ EfMqADVnCJS8AWxzasWP1TptwcINJ6nVC6xMvSOs6j42Ci0GCKv2LqLHZVrUbUHk3GsC 6gMYfnDxFb3SM5tZDunu+V3/uY3HMpjpBqF60+3qvvvhUPdBSQLGNHfqEnNFNc+LiLKl 36Sw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=HoNkivB5v7IGOAbhDEqYMB1qDLu4bVbKXlljfVr2S5g=; b=NWNLosOPWRMOXFeITnOBvdYpBF0u4L21EuryazksncD7BTaoJLadYMlgRN5V7iFw9W oCLgNspxMo0ufn5NDsIgJu39MDFzneNIJlDpyWijaxKOVvcbiCbqRBocScXswMnjMn9j OrIe2Q3CYynOsGROKhtrYh3zQO8keG5FCYaxqNqKk1WlQN/AFgIyE1z6VO0hBmKM1v+u 8WSj/ISn23qwaPCkn4zjhZD/hNF06Lzz1MmAxWwbbHXHAUknuzf0pbJP9lsfOtwoWnE8 L5cQB1AQuPlWZd2AvzMWY8MxGj9Pzcd7Sd1yXiOEws6GqnjY5FLpvw6Zx83ChEDGrJQw 8vwQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U1onbdqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=HoNkivB5v7IGOAbhDEqYMB1qDLu4bVbKXlljfVr2S5g=; b=J3lRaMtya2zb6t0WRV3rgXKNgESgq3yvtDApetGBLhnEYz6Sx5OrFDLO7SaauTDvD8 hp/hdFEN241hprl3g5UyHuM77Fra053rItoFa2/c0th3HXnAC5FLmM9ApURyWCw8/huA FVceI5qNHCX5aAkXr9oNoelKjrDVLq6GSf0p8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=HoNkivB5v7IGOAbhDEqYMB1qDLu4bVbKXlljfVr2S5g=; b=JuGyoG8Exs2l02BeePZQfr9SJGtSX0h3l7WjXt8kKwAIWPl0uZClzkAaSoRMgFsOIT v9zTZyuCP1xpDHqh+6/1SQV5vGAJhVG9N7kHqDzFmRAF7Az1wHv70PtQkOoobt+GdN3H pzuMTBl7XUXfF6Yy2kB2gAMWjNTcUisMD3JX2THLEILo+36Q7Lt9c79PYZ5zGfKl61FE mGmlv+NitJ0VOoxFI+x4RXI/R2snwLmtCLX1D9hzZLG8ZwP4m0YnJmOAeSsXslaUGsuQ 5+sLenWI+pokvqlCPWP2o5rfKGUcBwDWOBBkejNYYc4gXp2QO3jIZD0DUajR9NoUjKAH 8PYg== X-Gm-Message-State: AOAM532vyLb8nJxxozY2LexG1pKet+risGCv29iLG63ErOU08ugUZtqi iJElNzqTZWDM5dQ0+RsNUO71zTrn X-Google-Smtp-Source: ABdhPJzoeG83LVaMLr6f5ZPdjimjplm618Qf5Y4ZAUaftTk2Xqgr4haqqAJqLDQw6VEBi1WyDJY6kg== X-Received: by 2002:a63:5b52:: with SMTP id l18mr10499068pgm.304.1614527568686; Sun, 28 Feb 2021 07:52:48 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:b70a:: with SMTP id d10ls1838135pls.3.gmail; Sun, 28 Feb 2021 07:52:48 -0800 (PST) X-Received: by 2002:a17:90a:9f96:: with SMTP id o22mr12870853pjp.119.1614527568142; Sun, 28 Feb 2021 07:52:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527568; cv=none; d=google.com; s=arc-20160816; b=mFRdGI6kDVgihDZfzyND3SPxy0IG4BH849em/ebQULwQCy5CAx1/qqT6COB12Dh2QS OkadSZ1m3TELUfeB4RwGBK5k7KltriA7n+JIEBgaC1iVHk9UNNAsC/7zakT/q/Ub9hAq dvbtS8xNjMj9OVOM1ITRobpicw8MWo7jo9qMptVJZnbIt6G/Gap//PQMwxrjO8d4pqkv d1dz+xlyQVvb0rJa1hiJ27xCFbCeRYUV580aarnpzz+afNLbOAkDqgKb8opFlohHt0Lf LyHChyGhKoj87PSzKxjNY9/tJSoNU7IZm+1m15SSiAFwesg2L5r+qneA42woT9uLNEu/ UYCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=DWqgfqbLVgHqU6apJZOTbbN6y2V5rG2g5kjCKlk1Qak=; b=wbYudtcvYBIXt7RxGxVUA+zd+BKILKZpnDtDD0fyZ7SZE9hBA6IkYIfPLBHqhqq4sH W3/gqxLiFToZE62cEveqHP40YRXmAVmoOW47MFPfzBsXIWNZEISj9n4HgNzvnqH2sFxg NJrdkbaJqeSXtYmxxrt4M4xFxgjTWBrcdIgJGHMYuuTZahvUiKWGeyvn353ctg+1JKNa AsR9IhHUMlF+xWakVN9y4PQHVHyb7JO35/jpcxiZrA1ue0atXkP5Tl6itbG8JwmhbjRx MQ0xFlz0rqC6Wgih9AW00H9DN2Gpa/2jrAjzoZRvILb8jnvSlFJg3gISgaXDjyvvLphc h1ZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U1onbdqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q63sor6732616pfc.7.2021.02.28.07.52.48 for (Google Transport Security); Sun, 28 Feb 2021 07:52:48 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a62:ea08:0:b029:1ec:a029:c04a with SMTP id t8-20020a62ea080000b02901eca029c04amr11693848pfh.40.1614527567882; Sun, 28 Feb 2021 07:52:47 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:47 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 2/9] ARM: dts: stm32: Add Engicam i.Core STM32MP1 1X4Gb DDR3 Date: Sun, 28 Feb 2021 21:22:19 +0530 Message-Id: <20210228155226.77904-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U1onbdqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam i.Core STM32MP1 SODIMM SoM has mounted 1x4Gb DDR3 which has 32bits width 528000Khz frequency. Add DDR configuration via dtsi. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- .../stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi | 119 ++++++++++++++++++ 1 file changed, 119 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..1a45c6fc63 --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi @@ -0,0 +1,119 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved + */ + +/* + * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs + * DDR type: DDR3 / DDR3L + * DDR width: 32bits + * DDR density: 4Gb + * System frequency: 528000Khz + * Relaxed Timing Mode: false + * Address mapping type: RBC + * + * Save Date: 2019.05.14, save Time: 11:25:16 + */ +#define DDR_MEM_COMPATIBLE ddr3-icore-1066-888-bin-g-1x4gb-528mhz +#define DDR_MEM_NAME "DDR3-DDR3L 32bits 528000Khz" +#define DDR_MEM_SPEED 528000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00040401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0080008A +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041B +#define DDR_DRAMTMG2 0x0607080F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x07040607 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02050105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_ADDRMAP1 0x00080808 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x00000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x07070707 +#define DDR_ADDRMAP6 0x0F0F0707 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022A41B +#define DDR_PTR1 0x047C0740 +#define DDR_PTR2 0x042D9C80 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200001F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x36D477D0 +#define DDR_DTPR1 0x098A00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000830 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE81 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE81 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi" From patchwork Sun Feb 28 15:52:20 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1675 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 47A9E3F069 for ; Sun, 28 Feb 2021 16:52:53 +0100 (CET) Received: by mail-pg1-f198.google.com with SMTP id y15sf8298649pgk.1 for ; Sun, 28 Feb 2021 07:52:53 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527572; cv=pass; d=google.com; s=arc-20160816; b=VvYK5ooYwBNOlg8As1TElfS446L/Ne3aH0W2FMSIc+TdUoikdSXypPtwR+SFCPLEre PiKEpIfJgfbycE8MyEWNGx4cPuxa9MHWZxNcM1zXeg+WYzzWv9kLPRkj2PBp1Dxzfsid 7Yn/O/IhOmE/V3nZzfS2flONYUl5mMxTQHF6reQvZvrjEcXJ3h5fRCr6AQWM4Dz4MXIB yE3ZOh0cdaU2R0ybfCw135PWFBpr/JjpEkeFGDvkbIzNO+BypMPEPhVoGdWxSF439Voi 7VswiEtMi3r1miX0/tBbbCbdyUr3yZiRLlPQyJ9YdrHnjd/z7gfLYx7K5TMNoVP23jY9 gklQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=uqF5RRY/iFvUX8gC5redC+T4b9CS1DfprP9Yu6TUXEs=; b=u25TFc07yNUu7EfGQ3SF1wtMCQNpiiY7xdcXBoHNbNbRelegWU9S+m5eAR1hK0PuNG 5AvNP5tyhOpRof5C8FntMDAMM0bUZnK08bqm97BvSkzOqjKji+YW3Q8n+83TVdRn+hTr aa8vdQwwcQ8/aq+XaKfIi8lJl5diU4isauPu7ICl6JB6Tnu0FCBSGfJZzleL76b25tp1 CFJCMUSNfsIdfo9gSe+q02LOz/BieSe9Ov2aQXvaJEuEglq3xDUiBi568yjqYJiQR/WE yWCjSj7d4PKRqhym5z5cPUNh0tz4l80p+NIGPLL6EC0UyWilcaQu6kWED26IRtKnycL9 go9g== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Roly490y; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=uqF5RRY/iFvUX8gC5redC+T4b9CS1DfprP9Yu6TUXEs=; b=pCkonOkjp8CLJDYZeSuQI8EOZjHs5tCzwBOPmAiAivv4RHrWKSHkZYfhTlEMIwZnBO 8JDrT/CU43pTlQaIAGx9AlbphZXnM+ECuLpiPhQAv6/ixZhaCqW/znjeAsI0u/uSa+gn NaGAjWS/lnKOPG7UiwFGUO38yj/X3qciyxqHI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=uqF5RRY/iFvUX8gC5redC+T4b9CS1DfprP9Yu6TUXEs=; b=Uy3tWFz/V3ADLEujgXVnPyPvjd2+7n51KuURMTH00QapDG5R2sIu4Dk5zh87yfgu3W tw+t+UeQzyKaMKbo+i93j1eCZ3B5UkvYy7pE35oz28c9n0EdavfR85SKtWR7WtkEcFgt gyBBHkqexMECDVAvJJ6Z/5U/RADGQmHxUJ4vsNnX85yEB0GOjugRTtDmb9dZ6RohjZ2q l8e1vs4hFbK7jCRorBGEbU7RBPywEzMC30s0dSi7ZrjiugcBHSUp4yex1ehRrSKfLcp5 6K7bT0JbRRQP+FMgCqLDR/76VLF5bclGtUxsOGSggW4wWghiIXPVErdvbsTV4aDyM32L LYZA== X-Gm-Message-State: AOAM531+g0BHCKXbk7v08it6SGBbmW4pMoqtFW5UXaMriSHugjs5lAPy 1dW5MJo5NpSzEESRitFDtpNPhzcg X-Google-Smtp-Source: ABdhPJyfV3To7ozjHvqJgJzKMGzhcincqgAzPppaSBBKD7gV2nJ/WkrHmZ9QT2YR4/gMf5CZk+tdsA== X-Received: by 2002:a17:902:eb11:b029:e4:a5c3:4328 with SMTP id l17-20020a170902eb11b02900e4a5c34328mr2743796plb.7.1614527572161; Sun, 28 Feb 2021 07:52:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:511a:: with SMTP id f26ls5407563pgb.9.gmail; Sun, 28 Feb 2021 07:52:51 -0800 (PST) X-Received: by 2002:a62:bd05:0:b029:1ab:6d2:5edf with SMTP id a5-20020a62bd050000b02901ab06d25edfmr11132506pff.32.1614527571563; Sun, 28 Feb 2021 07:52:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527571; cv=none; d=google.com; s=arc-20160816; b=dcRJzybh6lAb6ki/4gLp2xLj0mjHVcNYJ8qelZJfjbPkqsTcfCUyg0tz0C+qCSZdRz 4nXuWP/FiQkJXmlDbkSFCNrg8upAX1/v85fyIDX2tRWA0NZGQ5QaGjBTBbprZtXpoBXM NA3NrlnJS53UI8JWe/XPPV+T3tVkosP2uopYNayTSjwLvTGjt+hpna1rqqEvUnq8/suG hz7RZ9GFtSyJ9AmcasMjnUsw2XBF9X+8z/3fnnCald5uJojriU5j+v2uPsA26LSSgsAV YyGOGNKskZ7Meyz7p+/TaDpWBu4EAf22DBjXYHLIFi4/MyAhnR3xURX55061odLDYIoh jv2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ROIwMOfBM9kCmIV7vpMS1uwKtzLbPjg6qr86zPXKJRw=; b=ica35iq7XNPwVZIPRLRcEUuyA/ZPbAVeBcjZZDLBSQF4g4/j7xbjPV/o+XpE/r+t92 t/R9a/669tUSh0DJHr3EW+RHbWw3WhaGc8z3tPeZ0mslXv3xsqtTm4PZimAT1FhSr/w4 4R56byIJcHjE363AQwxfbbliIK5fa1jWZKVp9D7b8xi2JEm21k0Ca+SbXdAzUvidmW2/ 3FMXSLGRDuvhMvPDeq2twMsu2ZCYvxv4wDxOXP7JTAnLBjG5C5IsNgkrgMt/ZZcxSna7 rugzL9AMUcsxCHmH+rpxo4yAfOcGTTvXSxr4hflqLZgw/X6hF7v2HGs1XX5RF9Zp86zU fueQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Roly490y; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id m3sor6738443pgi.13.2021.02.28.07.52.51 for (Google Transport Security); Sun, 28 Feb 2021 07:52:51 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a65:5b87:: with SMTP id i7mr10062248pgr.278.1614527571363; Sun, 28 Feb 2021 07:52:51 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:51 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 3/9] ARM: stm32: Imply SPL_SPI_LOAD Date: Sun, 28 Feb 2021 21:22:20 +0530 Message-Id: <20210228155226.77904-4-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Roly490y; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , SPI Load isn't mandatory for STM32 builds. Let's imply instead of select it to get rid of build issues for non-SPI defconfigs. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- arch/arm/mach-stm32mp/Kconfig | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index f538d7cb83..79ffd5191d 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -16,13 +16,13 @@ config SPL select SPL_REGMAP select SPL_DM_RESET select SPL_SERIAL_SUPPORT - select SPL_SPI_LOAD select SPL_SYSCON select SPL_WATCHDOG_SUPPORT if WATCHDOG imply BOOTSTAGE_STASH if SPL_BOOTSTAGE imply SPL_BOOTSTAGE if BOOTSTAGE imply SPL_DISPLAY_PRINT imply SPL_LIBDISK_SUPPORT + imply SPL_SPI_LOAD config SYS_SOC default "stm32mp" From patchwork Sun Feb 28 15:52:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1676 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2CA3B3F069 for ; Sun, 28 Feb 2021 16:52:57 +0100 (CET) Received: by mail-pl1-f198.google.com with SMTP id a6sf7949314plm.17 for ; Sun, 28 Feb 2021 07:52:57 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527576; cv=pass; d=google.com; s=arc-20160816; b=Atwx0l90sqSpWuhNGIdSXtiJFpqFZBxb8Y1J/iyPVSb/3ZidVEyZpzd+Q0QopibVPg /aJH+jP+A0o2i1bOxk7M0/s+c+P2vFPx9xQYxU9Ur8e8mq4LYuxCyOonZxILzIh2sWlN g/4neDt5XGN66RwuaKBjGJiihYItXV6e7y9TWHXkxYzSG/6x5xuW1bfjzMcqEvHyKvsR GxR+jF3qUprollM7GWbIW9lPWhnFt+MyeaNrhF5BPATAzssdqyZG4nl/ev3AC1U/Vavm 0wfFwTLAUicG8ce+8i0GBm/+UX7LAV8BY1Dz8AaUYjH+LhY26aXreQ4ceQesEb2LKGSu a42w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=kLF/L4kNmoHdZ3PDvKe3uEljYCUpKCZ7t+q2L5ODolg=; b=ZUghQYfI8QRtjxBDs7a6Z7IMEq/PXxf8/nOJ5wlzFy1Gr0XIMK1m4f9baqVpmQI2ek I7vkY+TCAe8Xfr1q/8IKMD6L6n/xP55ykFw5WX5LDwmSTBoSmHHRQw31p/7j0oMopcee Ec26Tab7Soqk1cUB7JOIY/cPJpHUtq5Yitzz4Nc8Zfn9HtkqB09QIum3qqanGel9WnXw xy+M7ftrxr1rBd1HHtx3c/gyPv9D6kwXSnErl88eAw6WAqkh1qHE9wIIyJu+oQcb1sW8 W330LIiqkXJMfr6waeXkj01OdU0Z9FnmD9FHHrZ6sriRsTR63j2/7/RCLcK0+Uf9tfJR lPIw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oNu1TFvh; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=kLF/L4kNmoHdZ3PDvKe3uEljYCUpKCZ7t+q2L5ODolg=; b=EpXnnVr7QUGgi0MPQMJcz0fltBGKmvdxu+XVvTj82Qj8Dos0K6gw1HvLNqcJGplhl6 1ZBULdiIAwKce5YhLeCo0ejmzyvdd5cck6XW0lXeVmdgVmfnWXs2g9QUGdZRzlEeNst2 jpBG13KNRC4X0Wox56mBctSEALNEKF+lPhXUg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=kLF/L4kNmoHdZ3PDvKe3uEljYCUpKCZ7t+q2L5ODolg=; b=tUzqEn22dlS1ngQhtqTp9YoCtvUzGEne7QJ0FaBMZ5BcN+Mlow+ci1ZIgvblt/3VtO j+QF/qzGTfW9bnPxd8CK96BJIhdV3qglcdE3aotIXX1PJ9Sr1bmaDtXJq5RYRkHJXqNC hvczxIN5AtnLKrFlEJxZNoxHFhwrGricelr5OssOcGCOSOps9UzsOtznXUW5AzowWcua jPRV0p11J3zyMBNXwiwfQUmBoWvBzrhMiozGlJdJlUTMLcW9ovzYySeGmt8w78D86F54 zlt9pVzLzYmL0gMowv7jxmy9Xx7zRchLmR3WB9s2qAsTraCuVtO5xxCVK71X2TUNIoAX dvLQ== X-Gm-Message-State: AOAM531MOfX6vHymmNhXOUjgaC/+6DgPRUgpKL9PEusgbzHuVTUOK/sb e7tLGjJAFeiVUS7w5StV/kxgi/AZ X-Google-Smtp-Source: ABdhPJz+KOhiYgE55eZKyek10vCBjkxjkOwfenB5y3m3exIbXb55e6ghHqPXSxvIGyk0oeO81YguDg== X-Received: by 2002:a17:903:2286:b029:e4:7783:88fa with SMTP id b6-20020a1709032286b02900e4778388famr10258149plh.43.1614527575960; Sun, 28 Feb 2021 07:52:55 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:d892:: with SMTP id b18ls7319180plz.8.gmail; Sun, 28 Feb 2021 07:52:55 -0800 (PST) X-Received: by 2002:a17:90a:c483:: with SMTP id j3mr12964588pjt.196.1614527575347; Sun, 28 Feb 2021 07:52:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527575; cv=none; d=google.com; s=arc-20160816; b=yrGNL9+wAFxX3cDopGpD7PDuNCgp52XPx0+JVp8+3AkNafZKeTtCrpdPixKia5iyV9 aUIyFBE4ACqfSVp3It32VK+9W//vcytS+yDaQOnlLczEkdxn/eQ55IvmCjg0fht69K06 MKPtjSZ6WQk9/rVqi8nwK4v7eg1KYJ/fBfJqA+VDuPy4y1dhv7aEBqHzh9irJoX88y7Z wDDm+R+S2U1hNY44jOgmVkWlLg3i6ViV4MLz1WPaZ8yFPiHLlAvpHyp2hZ0VolUk7RnJ 9HpJ9b2husfPJeuk4EVU+WNAQvvFXwmisMk8+ih0otLjKWtZxbIb3xuvoVY9wKQe1TRk KRuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=AUKMWG4+QTPi6dr9WE3PJIBXMzPz0XIyWEdnTgWVEMc=; b=oByX0r3iMbhavaGWwjWPiiOgeVWyF7SxGLFbaNBHrDdK7XvrpmfjBDgqPvbqAL529R Rk9EjGL2ziJXoUMSHWm2SwN/rVbzmyYQeo0vGgVS9xgd0JhPtRMoIj/zt+9AK0y9o6b8 6ui4HvIcF+eDBxH2MPCkIuMKANm7d4awtBoOXElq9K5AngjHNKIS1nNuhdTAFC5sak6s RKaaooN+D/57krWG8RxdlxayBpFq+iy0aO3uq9tPc4iZtZGkeD6Nwx5iuN57KOLjmcpa 4lQWjLcUnXlZPKBSF37b/NOA4an3dXfsjtradqB/qIocl2mcNnG8N0/PJavOB0AafKYl aMWA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oNu1TFvh; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id z6sor4048980pjr.4.2021.02.28.07.52.55 for (Google Transport Security); Sun, 28 Feb 2021 07:52:55 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90a:b007:: with SMTP id x7mr2290402pjq.27.1614527575045; Sun, 28 Feb 2021 07:52:55 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:54 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 4/9] board: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit Date: Sun, 28 Feb 2021 21:22:21 +0530 Message-Id: <20210228155226.77904-5-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oNu1TFvh; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam EDIMM2.2 Starter Kit is an EDIMM 2.2 Form Factor Capacitive Evaluation Board. Genaral features: - LCD 7" C.Touch - microSD slot - Ethernet 1Gb - Wifi/BT - 2x LVDS Full HD interfaces - 3x USB 2.0 - 1x USB 3.0 - HDMI Out - Mini PCIe - MIPI CSI - 2x CAN - Audio Out i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Evaluation board for creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. Add support for it. Signed-off-by: Jagan Teki --- arch/arm/dts/Makefile | 1 + ...mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi | 51 ++++++ .../stm32mp157a-icore-stm32mp1-edimm2.2.dts | 47 ++++++ .../stm32mp157a-icore-stm32mp1-u-boot.dtsi | 146 ++++++++++++++++++ arch/arm/mach-stm32mp/Kconfig | 20 +++ board/engicam/stm32mp1/Kconfig | 12 ++ board/engicam/stm32mp1/MAINTAINERS | 6 + board/engicam/stm32mp1/Makefile | 10 ++ board/engicam/stm32mp1/spl.c | 48 ++++++ board/engicam/stm32mp1/stm32mp1.c | 131 ++++++++++++++++ ...tm32mp15-icore-stm32mp1-edimm2.2_defconfig | 80 ++++++++++ 11 files changed, 552 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi create mode 100644 board/engicam/stm32mp1/Kconfig create mode 100644 board/engicam/stm32mp1/MAINTAINERS create mode 100644 board/engicam/stm32mp1/Makefile create mode 100644 board/engicam/stm32mp1/spl.c create mode 100644 board/engicam/stm32mp1/stm32mp1.c create mode 100644 configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index f478f6f18f..f4a48c65e8 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -979,6 +979,7 @@ dtb-$(CONFIG_ARCH_STI) += stih410-b2260.dtb dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ + stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ stm32mp157c-ev1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi new file mode 100644 index 0000000000..96fe461235 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-icore-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts new file mode 100644 index 0000000000..ec9f1d1cd5 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-icore-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit"; + compatible = "engicam,icore-stm32mp1-edimm2.2", + "engicam,icore-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&v3v3>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi new file mode 100644 index 0000000000..d62c24d4ce --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi @@ -0,0 +1,146 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include +#include "stm32mp15-u-boot.dtsi" +#include "stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi" + +&vddcore { + u-boot,dm-pre-reloc; +}; + +&vdd { + u-boot,dm-pre-reloc; +}; + +&vdd_usb { + u-boot,dm-pre-reloc; +}; + +&vdda { + u-boot,dm-pre-reloc; +}; + +&vdd_ddr { + u-boot,dm-pre-reloc; +}; + +&vtt_ddr { + u-boot,dm-pre-reloc; +}; + +&vref_ddr { + u-boot,dm-pre-reloc; +}; + +&vdd_sd { + u-boot,dm-pre-reloc; +}; + +&v3v3 { + u-boot,dm-pre-reloc; +}; + +&v2v8 { + u-boot,dm-pre-reloc; +}; + +&v1v8 { + u-boot,dm-pre-reloc; +}; + +&rcc { + st,clksrc = < + CLK_MPU_PLL1P + CLK_AXI_PLL2P + CLK_MCU_PLL3P + CLK_PLL12_HSE + CLK_PLL3_HSE + CLK_PLL4_HSE + CLK_RTC_LSE + CLK_MCO1_DISABLED + CLK_MCO2_DISABLED + >; + + st,clkdiv = < + 1 /*MPU*/ + 0 /*AXI*/ + 0 /*MCU*/ + 1 /*APB1*/ + 1 /*APB2*/ + 1 /*APB3*/ + 1 /*APB4*/ + 2 /*APB5*/ + 23 /*RTC*/ + 0 /*MCO1*/ + 0 /*MCO2*/ + >; + + st,pkcs = < + CLK_CKPER_HSE + CLK_FMC_ACLK + CLK_QSPI_ACLK + CLK_ETH_DISABLED + CLK_SDMMC12_PLL4P + CLK_DSI_DSIPLL + CLK_STGEN_HSE + CLK_USBPHY_HSE + CLK_SPI2S1_PLL3Q + CLK_SPI2S23_PLL3Q + CLK_SPI45_HSI + CLK_SPI6_HSI + CLK_I2C46_HSI + CLK_SDMMC3_PLL4P + CLK_USBO_USBPHY + CLK_ADC_CKPER + CLK_CEC_LSE + CLK_I2C12_HSI + CLK_I2C35_HSI + CLK_UART1_HSI + CLK_UART24_HSI + CLK_UART35_HSI + CLK_UART6_HSI + CLK_UART78_HSI + CLK_SPDIF_PLL4P + CLK_FDCAN_PLL4R + CLK_SAI1_PLL3Q + CLK_SAI2_PLL3Q + CLK_SAI3_PLL3Q + CLK_SAI4_PLL3Q + CLK_RNG1_LSI + CLK_RNG2_LSI + CLK_LPTIM1_PCLK1 + CLK_LPTIM23_PCLK3 + CLK_LPTIM45_LSE + >; + + /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */ + pll2: st,pll@1 { + compatible = "st,stm32mp1-pll"; + reg = <1>; + cfg = < 2 65 1 0 0 PQR(1,1,1) >; + frac = < 0x1400 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */ + pll3: st,pll@2 { + compatible = "st,stm32mp1-pll"; + reg = <2>; + cfg = < 1 33 1 16 36 PQR(1,1,1) >; + frac = < 0x1a04 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */ + pll4: st,pll@3 { + compatible = "st,stm32mp1-pll"; + reg = <3>; + cfg = < 3 98 5 7 7 PQR(1,1,1) >; + u-boot,dm-pre-reloc; + }; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 79ffd5191d..5a2123063a 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -77,6 +77,25 @@ config TARGET_ST_STM32MP15x Evalulation board (EV1) or Discovery board (DK1 and DK2). The difference between board are managed with devicetree +config TARGET_ICORE_STM32MP1 + bool "Engicam i.Core STM32MP1 SOM" + select STM32MP15x + imply BOOTCOUNT_LIMIT + imply BOOTSTAGE + imply CMD_BOOTCOUNT + imply CMD_BOOTSTAGE + imply CMD_CLS if CMD_BMP + imply DISABLE_CONSOLE + imply PRE_CONSOLE_BUFFER + imply SILENT_CONSOLE + help + i.Core STM32MP1 is an EDIMM SOM based on STM32MP157A. + + i.Core STM32MP1 EDIMM2.2: + * EDIMM2.2 is a Form Factor Capacitive Evaluation Board. + * i.Core STM32MP1 needs to mount on top of EDIMM2.2 for + creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. + config TARGET_DH_STM32MP1_PDK2 bool "DH STM32MP1 PDK2" select STM32MP15x @@ -177,6 +196,7 @@ config DEBUG_UART_CLOCK default 64000000 endif +source "board/engicam/stm32mp1/Kconfig" source "board/st/stm32mp1/Kconfig" source "board/dhelectronics/dh_stm32mp1/Kconfig" diff --git a/board/engicam/stm32mp1/Kconfig b/board/engicam/stm32mp1/Kconfig new file mode 100644 index 0000000000..e7bccc09fb --- /dev/null +++ b/board/engicam/stm32mp1/Kconfig @@ -0,0 +1,12 @@ +if TARGET_ICORE_STM32MP1 + +config SYS_BOARD + default "stm32mp1" + +config SYS_VENDOR + default "engicam" + +config SYS_CONFIG_NAME + default "stm32mp1" + +endif diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS new file mode 100644 index 0000000000..3230a7a6e8 --- /dev/null +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -0,0 +1,6 @@ +i.Core-STM32MP1-EDIMM2.2 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: board/engicam/stm32mp1 +F: configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig diff --git a/board/engicam/stm32mp1/Makefile b/board/engicam/stm32mp1/Makefile new file mode 100644 index 0000000000..65560df290 --- /dev/null +++ b/board/engicam/stm32mp1/Makefile @@ -0,0 +1,10 @@ +# SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +# +# Copyright (C) 2018, STMicroelectronics - All Rights Reserved +# + +ifdef CONFIG_SPL_BUILD +obj-y += spl.o +else +obj-y += stm32mp1.o +endif diff --git a/board/engicam/stm32mp1/spl.c b/board/engicam/stm32mp1/spl.c new file mode 100644 index 0000000000..79adb5f529 --- /dev/null +++ b/board/engicam/stm32mp1/spl.c @@ -0,0 +1,48 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * Copyright (C) 2020 Engicam S.r.l. + * Copyright (C) 2020 Amarula Solutions(India) + */ + +#include +#include + +/* board early initialisation in board_f: need to use global variable */ +static u32 opp_voltage_mv __section(".data"); + +void board_vddcore_init(u32 voltage_mv) +{ + if (IS_ENABLED(CONFIG_PMIC_STPMIC1) && CONFIG_IS_ENABLED(POWER_SUPPORT)) + opp_voltage_mv = voltage_mv; +} + +int board_early_init_f(void) +{ + return 0; +} + +#ifdef CONFIG_DEBUG_UART_BOARD_INIT +void board_debug_uart_init(void) +{ +#if (CONFIG_DEBUG_UART_BASE == STM32_UART4_BASE) + +#define RCC_MP_APB1ENSETR (STM32_RCC_BASE + 0x0A00) +#define RCC_MP_AHB4ENSETR (STM32_RCC_BASE + 0x0A28) + + /* UART4 clock enable */ + setbits_le32(RCC_MP_APB1ENSETR, BIT(16)); + +#define GPIOG_BASE 0x50008000 + /* GPIOG clock enable */ + writel(BIT(6), RCC_MP_AHB4ENSETR); + /* GPIO configuration for ST boards: Uart4 TX = G11 */ + writel(0xffbfffff, GPIOG_BASE + 0x00); + writel(0x00006000, GPIOG_BASE + 0x24); +#else + +#error("CONFIG_DEBUG_UART_BASE: not supported value") + +#endif +} +#endif diff --git a/board/engicam/stm32mp1/stm32mp1.c b/board/engicam/stm32mp1/stm32mp1.c new file mode 100644 index 0000000000..2bd71a8fd7 --- /dev/null +++ b/board/engicam/stm32mp1/stm32mp1.c @@ -0,0 +1,131 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * Copyright (C) 2020 Engicam S.r.l. + * Copyright (C) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include +#include +#include +#include +#include +#include +#include + +DECLARE_GLOBAL_DATA_PTR; + +int board_early_init_f(void) +{ + /* nothing to do, only used in SPL */ + return 0; +} + +int checkboard(void) +{ + char *mode; + const char *fdt_compat; + int fdt_compat_len; + + if (IS_ENABLED(CONFIG_TFABOOT)) + mode = "trusted"; + else + mode = "basic"; + + printf("Board: stm32mp1 in %s mode", mode); + fdt_compat = fdt_getprop(gd->fdt_blob, 0, "compatible", + &fdt_compat_len); + if (fdt_compat && fdt_compat_len) + printf(" (%s)", fdt_compat); + puts("\n"); + + return 0; +} + +/* board dependent setup after realloc */ +int board_init(void) +{ + /* address of boot parameters */ + gd->bd->bi_boot_params = STM32_DDR_BASE + 0x100; + + if (IS_ENABLED(CONFIG_DM_REGULATOR)) + regulators_enable_boot_on(_DEBUG); + + return 0; +} + +int board_late_init(void) +{ + return 0; +} + +enum env_location env_get_location(enum env_operation op, int prio) +{ + u32 bootmode = get_bootmode(); + + if (prio) + return ENVL_UNKNOWN; + + switch (bootmode & TAMP_BOOT_DEVICE_MASK) { + case BOOT_FLASH_SD: + case BOOT_FLASH_EMMC: + if (CONFIG_IS_ENABLED(ENV_IS_IN_MMC)) + return ENVL_MMC; + else if (CONFIG_IS_ENABLED(ENV_IS_IN_EXT4)) + return ENVL_EXT4; + else + return ENVL_NOWHERE; + + case BOOT_FLASH_NAND: + case BOOT_FLASH_SPINAND: + if (CONFIG_IS_ENABLED(ENV_IS_IN_UBI)) + return ENVL_UBI; + else + return ENVL_NOWHERE; + + case BOOT_FLASH_NOR: + if (CONFIG_IS_ENABLED(ENV_IS_IN_SPI_FLASH)) + return ENVL_SPI_FLASH; + else + return ENVL_NOWHERE; + + default: + return ENVL_NOWHERE; + } +} + +const char *env_ext4_get_intf(void) +{ + u32 bootmode = get_bootmode(); + + switch (bootmode & TAMP_BOOT_DEVICE_MASK) { + case BOOT_FLASH_SD: + case BOOT_FLASH_EMMC: + return "mmc"; + default: + return ""; + } +} + +const char *env_ext4_get_dev_part(void) +{ + static char *const dev_part[] = {"0:auto", "1:auto", "2:auto"}; + u32 bootmode = get_bootmode(); + + return dev_part[(bootmode & TAMP_BOOT_INSTANCE_MASK) - 1]; +} + +int mmc_get_env_dev(void) +{ + u32 bootmode = get_bootmode(); + + return (bootmode & TAMP_BOOT_INSTANCE_MASK) - 1; +} + +#if defined(CONFIG_OF_BOARD_SETUP) +int ft_board_setup(void *blob, struct bd_info *bd) +{ + return 0; +} +#endif diff --git a/configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig b/configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig new file mode 100644 index 0000000000..48cf207f4c --- /dev/null +++ b/configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig @@ -0,0 +1,80 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_ICORE_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-icore-stm32mp1-edimm2.2" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_BOARD_EARLY_INIT_F=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y From patchwork Sun Feb 28 15:52:22 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1677 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id AB5733F069 for ; Sun, 28 Feb 2021 16:53:00 +0100 (CET) Received: by mail-pl1-f197.google.com with SMTP id z2sf7938171pln.18 for ; Sun, 28 Feb 2021 07:53:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527579; cv=pass; d=google.com; s=arc-20160816; b=gwZUCCkudM9gN0/QX+6ui00Ee8iIEscndXeE2kLZbWzoLPWJ/6AOwxNly+tpGvZVqU HozvknfWRQYIb73maPXM1wJ3bhumv1ZZfQglu/lUDBZVketcUV6LTTd9nFK89d0Zj3V0 meFhF5pdkGoMt0nFz5Qtix5BommJL7RvK3DqaZSWgcAiIRRvxFUd7meH0G+heZ9NCpWy 1CeltgbMWYQ8wBewrG7N9xeCAoaCXGvF4Pw8G3pw6Bhlsu75VHZq3P1GOizbRkwxqNL2 Jq1oum6tzzQb7G0WKCkKdAP4LyWeK25ZbdS3ZOWuY0mfiMO8GX0K6u4UOne8bCnwC9sF DvGg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=D8CzikfkQLwfXEc2ELcFdEp/VH35jYVU5JHdh+VJXeY=; b=N++0wjYqNTRKV9sGSmqZ4ZZatIN+hJKTUneQ5PW1SZlbMHgbsm82NVPSuUpXn1BlkF GmdjM1cAOXE3ITggbpPAhyVq3J1Z0tuNIfpYaROBahAjOjmB3krQASGCQ+TU883IQgjK GAuOeTsCnbB+T5xEQ5mAF5G5xCfQ6K9QR2yC4G0/fLCsYHUm2WZyk5glMHB61yIUjobh jyQ5rWgpVxYP2IHfnEHjpDA7ASKZriA3NbrdfU5rEsdoZgpdW/qfh+BaF8n/JlsIekuO pLKjlg5lD8aq6x7j09h3IBW4JdgeCJ0QHlMm7gUhrlKVKu1Sti14tYi2+7F+RKKiAV98 U9oA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h5gOhNr2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=D8CzikfkQLwfXEc2ELcFdEp/VH35jYVU5JHdh+VJXeY=; b=m3lVpUUXBphSPdnFNVSxfaxBtSinmL73rZsRTulPBn1BxjnksCwBYUtqwVsdejYNbK in15ZlAc/Lav5yvtyUU5dSOKvzYqdbDCeBexjGP4aPoL8ss2F+a6IEH8T8lx7dZV9X/V Y3yqGFhlomDLoNGnpPaUONDaJ5D4tnL+mOHUg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=D8CzikfkQLwfXEc2ELcFdEp/VH35jYVU5JHdh+VJXeY=; b=TM3DUOMQFtjXRdqVMre3QaLfVbbE3SHONZcFzMPPZYIrG9Iv5/ppqeG0/dMhbcRnUy lHWQDXZA5zysdp31rMDB4ssRVWFJ804/g7GI78w4Wb5Xex/93eKmOJ7qyoQoUvGxevFM b58uDM/zMNWvj+4+D/doGgr4OU256+0Nf68av7RcB1zJtrfKBHJuTukPFArsmkWdc+QU fQlMMSBg9Fq7L1tOk77/+1goQfcl4BUessxYtoXBCqEKceFS1G3NvMThRVWwRlhvayE1 rP53LgWKu8kmhRZT94vYxyZ1Ns0VMqk2/5vmnOkk3/4lJJscCMwukaBNbtnhpaGzYp7i ZOQQ== X-Gm-Message-State: AOAM530u6FGwORjwvOx4jWtII99j51MHoS2/U4oWgKJ+xiSGIs0c6qPl oWbCT8kdTGGnhuZiZcTEO0oj/t8A X-Google-Smtp-Source: ABdhPJw/7Xt+Blm78W1zSVC9MrmJsdahWWFAr+n5wSVpg7JJWEeScHHsxI8V+tiZaBLx6AI+tbpUkA== X-Received: by 2002:a05:6a00:2305:b029:1b4:8368:13fd with SMTP id h5-20020a056a002305b02901b4836813fdmr11406176pfh.0.1614527579498; Sun, 28 Feb 2021 07:52:59 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:5918:: with SMTP id n24ls5407902pgb.7.gmail; Sun, 28 Feb 2021 07:52:59 -0800 (PST) X-Received: by 2002:a63:6c86:: with SMTP id h128mr10167424pgc.330.1614527578821; Sun, 28 Feb 2021 07:52:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527578; cv=none; d=google.com; s=arc-20160816; b=MPI8tjCXzKRsgsg+IsKC0PXlYKGS2xqts9zjjVq/I5s5Vhn77pqCHJgXGzaUEH/imM 1y67RmZzOnhAKq0e1uWL4TpMnsADVZaqTj1yMHFeV52D+F5sZ/v2q0xOA6tsgSRcSyMI zON54F3EqRkWY/BRbLY+sITAs1cNt4U8Qw/aJPuU9wIKy6jPQdKWYmY7CIslHg/WATh8 dHbrqfBDFP7vpCEkvG7QiYPejXsvbIvTIipkiSX8RTw39DhpWXtlSlzhbDQZ2SCJmfja PzCA366tvab/Pt9eKqjMna7NjGkEBRZqzr7i/uTVdVeqgDn2lrXfRuSohTP8tpUvmqiv eoSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QdNt/hqY6B+yTOIpJCUA85TnFuS9mLG8X5vO31iN89A=; b=HnqbrxwvCIf3TUAG71IhqFvpR76K6k+p/rxa61WRJh1OVReS1IT4DVy5xu8DJVqJ4T O+9X2rRYKiNKgBAQe91uz73WyCq/cxkuHU7+UcHFe2nZlkDjmFebtZErRl9qD/MD30o0 8BqKfyLxjorcbctFbufh/mzz+4BjXKD0B2pO1scYv1GWTWD99UAui5r2V+PGKIFQ+zBp kItNRx8+cWKy5F47tzs6afEmqBPymcCyBSyHrzkQpWarrV/KlgSk3PwI9ZiZP5ltxF+n JJJYmzyeD2NsxCOHFhmG1Ym2tw/uRCv2aDP2Bu55sDbg0ABAqr2qYxRzqcwppikKsZwK pZNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h5gOhNr2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id t10sor8098864plo.26.2021.02.28.07.52.58 for (Google Transport Security); Sun, 28 Feb 2021 07:52:58 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:aa98:b029:e4:9648:94a7 with SMTP id d24-20020a170902aa98b02900e4964894a7mr4754455plr.11.1614527578569; Sun, 28 Feb 2021 07:52:58 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:52:58 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 5/9] board: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0 Date: Sun, 28 Feb 2021 21:22:22 +0530 Message-Id: <20210228155226.77904-6-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h5gOhNr2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam C.TOUCH 2.0 is an EDIMM compliant general purpose Carrier board. Genaral features: - Ethernet 10/100 - Wifi/BT - USB Type A/OTG - Audio Out - CAN - LVDS panel connector i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Carrier board for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- arch/arm/dts/Makefile | 1 + ...2mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi | 51 ++++++++++++ .../stm32mp157a-icore-stm32mp1-ctouch2.dts | 47 +++++++++++ arch/arm/mach-stm32mp/Kconfig | 5 ++ board/engicam/stm32mp1/MAINTAINERS | 6 ++ ...stm32mp15-icore-stm32mp1-ctouch2_defconfig | 80 +++++++++++++++++++ 6 files changed, 190 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts create mode 100644 configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index f4a48c65e8..7e0fae8cf0 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -979,6 +979,7 @@ dtb-$(CONFIG_ARCH_STI) += stih410-b2260.dtb dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ + stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi new file mode 100644 index 0000000000..96fe461235 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-icore-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts new file mode 100644 index 0000000000..d3058a036c --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-icore-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam i.Core STM32MP1 C.TOUCH 2.0"; + compatible = "engicam,icore-stm32mp1-ctouch2", + "engicam,icore-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&v3v3>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 5a2123063a..15c832b16b 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -96,6 +96,11 @@ config TARGET_ICORE_STM32MP1 * i.Core STM32MP1 needs to mount on top of EDIMM2.2 for creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. + i.Core STM32MP1 C.TOUCH 2.0 + * C.TOUCH 2.0 is a general purpose Carrier board. + * i.Core STM32MP1 needs to mount on top of this Carrier board + for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. + config TARGET_DH_STM32MP1_PDK2 bool "DH STM32MP1 PDK2" select STM32MP15x diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index 3230a7a6e8..62c6925c8d 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -1,3 +1,9 @@ +i.Core-STM32MP1-CTOUCH2.0 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig + i.Core-STM32MP1-EDIMM2.2 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig b/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig new file mode 100644 index 0000000000..cb0b7581b8 --- /dev/null +++ b/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig @@ -0,0 +1,80 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_ICORE_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-icore-stm32mp1-ctouch2" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_BOARD_EARLY_INIT_F=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y From patchwork Sun Feb 28 15:52:23 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1678 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f198.google.com (mail-pf1-f198.google.com [209.85.210.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 642023F069 for ; Sun, 28 Feb 2021 16:53:04 +0100 (CET) Received: by mail-pf1-f198.google.com with SMTP id m4sf9548290pfd.20 for ; Sun, 28 Feb 2021 07:53:04 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527583; cv=pass; d=google.com; s=arc-20160816; b=sb/fRwV/G3PfZcSmOao+TwcsyA8Jzz8r9UOVKgAi8oEGlQk8uU0a2/r4d8fbciV9LX Mi7PhJxF3VFZXovCTYhv8ngBHbh1D/6XwVi8oq4CAKqxwiAbgeM44NkXSuj5s1A6XaGG kkHlyq5Gk9ggxl7fEoAdl9hhLS4EFr4MxUAjyu2i0J5f2KVUcMlCIoNN2O7WHVlQ+9tB +UYcFsgH5w3GvjvRnU7pgxxhZtJUWNYWhY2ZuXDkIl8gfqxCJYxodwg5MkrpiqKem+Tk rwM5H34+VJR7xPHOuloT4EwJjSLGfIdEr4VtE39yLmjLAd9euVYjSha2yYZM4vBkLYkj 3IGA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Q5XU8IxW4Ms+uSijB1jckuQwzSMllBZwW56YMj/ziA4=; b=qGQm0Ch7kE/r3tFdZcBFsEIUYpduCfddJ559asEYDgwgNB2UPAn4OuF2WcMoxOJro7 RpXNRTuWWZRxQ6fh+K8ABvooZowO7hcMKtHryXW9uB/aWqJnLEBSfmh/XrIBde+Ri7Qd NvDm1KFrrDnI66kNm6/2k10RhHUipEdBVsfOXlFxdVMUmM1B5+GasnxAivknis95fdZE MPiylTYTWijH+tOl6rXrsJeLpbc9dHwP0iwbyFersaYmN5SSvxvmchu0cD08Rk1mEMZ/ 9zepLsggSlEsf8qM5VGgsvVNMNBChRd4MjsnlrJB0hfSBMnsWPczZ6VWD+/l74dheq8h XHNQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WWUVTg0z; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=Q5XU8IxW4Ms+uSijB1jckuQwzSMllBZwW56YMj/ziA4=; b=PoJeP9L6XTmN0iUVBta2u405rKU2U91qtOX3/zrIve4equG3KuDS6WPeywSDMU5CkI mC0qB+TxZ3FxnHfBHUxMyJOvtp72fTdxMRsNYwRru60hcF+JmuDcg98y3PKQZCPSYAOh EL+ZdnkObtXJaCpyeYEgj7C/ywustUyvNlcic= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=Q5XU8IxW4Ms+uSijB1jckuQwzSMllBZwW56YMj/ziA4=; b=JnWAm8+kxlMScVSUUo/VeecX4/vsBs+fyUxAAe2mp/Ks2u6+POHd5qPjpT1SrXSim0 5qPHi3nqirARHj7jPHJ/HLh9rr6LPF36A2AC9pjJ2W7jBrn4xW/2wrCD5LiENZfJWabQ Jo3/bSrHV7MS3CTlvcOwOd9rdQ5Zm1Ueq9tikweUHy0605HqUEgl0WuKAG5YPIE6Qgr8 5eCKxJ5UYi/3TiO/KGr0UJyRKa8Cd5ap9/A0YD34bnS/xoeBC18KgDfgQxu8aawB9u5d mLv6rIYySuN00aaBQpOkqdpcIkPwShoSm+JrJq9lrr5Q/5yiDgRIrR9d42AsHgXCN0fP I55Q== X-Gm-Message-State: AOAM533F/41YAMSYBwSAaiqZpu5pBTGXZNicIrvyyqNRfpNuaYuy46oR 4fBksA4P7M1F19yc+g3F9E/lQS3L X-Google-Smtp-Source: ABdhPJx9gEcc0fBz0bQ5NTMRAdWVmAeEENcMu59b4agyCmh6IVRSU15qx/IQ3t2G+4upuS9FuunLjg== X-Received: by 2002:a62:fc45:0:b029:1ed:bdd2:a07d with SMTP id e66-20020a62fc450000b02901edbdd2a07dmr11616682pfh.0.1614527583187; Sun, 28 Feb 2021 07:53:03 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:d892:: with SMTP id b18ls7319238plz.8.gmail; Sun, 28 Feb 2021 07:53:02 -0800 (PST) X-Received: by 2002:a17:90a:df85:: with SMTP id p5mr11841384pjv.204.1614527582606; Sun, 28 Feb 2021 07:53:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527582; cv=none; d=google.com; s=arc-20160816; b=seZVLGmHhmHrRyR38QHzzRY3t00mjXNm69OtWOioDYVjipMx//+0d4OfKEQ6zDw+J+ I8HgAXYaC1LfdchVXpm7ClzVtlEIlbwudlIguvhtKhjTs5o5WRyBmw6LbxzJLHUp1nBf PDRfTfEvZTXxBBP60T32ussFSZN529QFfdwB7Yucqki03Q1Z2yD6So2+E2G0Wv1c8yGk tvdHrtHYGUjA7CORXxljCEshoQTJJG4gkdXTt84h84YT7+WnLxzEDF0ifFuxV7Dqdu2C h9bdWhJtR+rXmvK5RapKwoDrHiZBG7pLnaSbXiAXPTZvDJNlKS2WJJM7MyGsETEUgtML 8uFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=wgrzDxwgj1+gZIC5El3AkJ/uVxy70NjGzTfWgVncTC4=; b=aV1laxlVu/NiaFFhClixFN6loxMnDyNdetp/PBhe7/fCRs/CBIDQEi/Kw/pF5JsflZ CQEA2duwBUT4pCsAvpKun1D6NChzW84/Wdgw0/sZ94Dm4VERxI4Bgjyb1q2UPVm5oxdh nf7Y2tDz9VLMlv28N1bWcEb+Nug87c59czVSMK9dkCyA95WMecrLbueaEpLFsRYuIuPR AdkZCEEGR+YmFJFC4KkiEmv11mCqTWFSDY6ClIPXHuZihsLKtjFXcPj4qvs1C83lbV0+ +h9mYTVb+ofQvpdnqVWFTtS37RNml2adx9K+5riM0fUwb96I8JtIUza6Vr4RP58SZ06Z BExg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WWUVTg0z; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id y37sor5310027pgl.1.2021.02.28.07.53.02 for (Google Transport Security); Sun, 28 Feb 2021 07:53:02 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a65:47c3:: with SMTP id f3mr10192402pgs.364.1614527582326; Sun, 28 Feb 2021 07:53:02 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.52.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:53:02 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 6/9] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 Micro SoM Date: Sun, 28 Feb 2021 21:22:23 +0530 Message-Id: <20210228155226.77904-7-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WWUVTg0z; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. General features: - STM32MP157AAC - Up to 1GB DDR3L-800 - 512MB Nand flash - I2S MicroGEA STM32MP1 needs to mount on top of Engicam MicroDev carrier boards for creating complete platform solutions. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- .../dts/stm32mp157a-microgea-stm32mp1.dtsi | 148 ++++++++++++++++++ 1 file changed, 148 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi new file mode 100644 index 0000000000..0b85175f15 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi @@ -0,0 +1,148 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,microgea-stm32mp1", "st,stm32mp157"; + + memory@c0000000 { + device_type = "memory"; + reg = <0xc0000000 0x10000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + mcuram2: mcuram2@10000000 { + compatible = "shared-dma-pool"; + reg = <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible = "shared-dma-pool"; + reg = <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible = "shared-dma-pool"; + reg = <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible = "shared-dma-pool"; + reg = <0x10042000 0x4000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible = "shared-dma-pool"; + reg = <0x30000000 0x40000>; + no-map; + }; + + retram: retram@38000000 { + compatible = "shared-dma-pool"; + reg = <0x38000000 0x10000>; + no-map; + }; + }; + + vin: regulator-vin { + compatible = "regulator-fixed"; + regulator-name = "vin"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; + + vddcore: regulator-vddcore { + compatible = "regulator-fixed"; + regulator-name = "vddcore"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vdd: regulator-vdd { + compatible = "regulator-fixed"; + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vddq_ddr: regulator-vddq-ddr { + compatible = "regulator-fixed"; + regulator-name = "vddq_ddr"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + vin-supply = <&vin>; + }; +}; + +&dts { + status = "okay"; +}; + +&fmc { + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&fmc_pins_a>; + pinctrl-1 = <&fmc_sleep_pins_a>; + status = "okay"; + + nand-controller@4,0 { + status = "okay"; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; +}; + +&ipcc { + status = "okay"; +}; + +&iwdg2{ + timeout-sec = <32>; + status = "okay"; +}; + +&m4_rproc{ + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>; + mbox-names = "vq0", "vq1", "shutdown"; + interrupt-parent = <&exti>; + interrupts = <68 1>; + status = "okay"; +}; + +&rng1 { + status = "okay"; +}; + +&rtc{ + status = "okay"; +}; + +&vrefbuf { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + vdda-supply = <&vdd>; + status = "okay"; +}; From patchwork Sun Feb 28 15:52:24 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1679 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 516B53F069 for ; Sun, 28 Feb 2021 16:53:08 +0100 (CET) Received: by mail-pj1-f72.google.com with SMTP id m1sf6443637pjs.9 for ; Sun, 28 Feb 2021 07:53:08 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527587; cv=pass; d=google.com; s=arc-20160816; b=YmKxquAOxpkeIHNJqH8Qjw/9nri7ObESijAr/spgJGr6M9nn5mLGYKd4Pq8+nmZXAo RSOjtvU1TbgetQ1GKx++kStItUxD2IkPl1termUZrgwZiTAUSoYdFdvvXig6MNG1TI1b 9BQrbXBtwemRTjE8RyJZUQ/JUxwzH9GechrCJ5/AT5jWhJzN5E++TtX4Wi4Oa64lNi73 zgvXvkgCPj4kPZnvdalekufBYB3xxF3dfkFeV8MQwvxH64E06fce9dK5ddx/yb1yQNmW w6U1W0ZEdvKjjZqUwOvAtK1ds2OkhiaPwKK33VTWC0PoWZpzchQDX0B9AYel/QiOTpHj ijEA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=/1fZ6NWQ5rs0ctE+FdkoxQXt0KePFc00PSqqn/z50zs=; b=OR4jYHGGKzsZkbC/H2thFWDeHpEPY2QoSbVcXeEyRZ9HBhbGmdUNib238k/Nu0jxm8 y1duGMw2izc+oaFYZ/Fi8r5WPCDOulKOy5zcEU1AnMZr+evL/FqO+CemGO75WxBsTYSH Nv4ANqqeGURrLtsWC0goOsgvIa3dP4Msd/PDUicIce2896TZ/iBKVwfV/Dtlx5/AVoEI WS55GWVC2gb4VYPyRgAtyGCtWMfGhZYaiB0NamUHa9wmT9MRMjWZ8kcFmIfxsE0CAAAv q6Ib0iDmdciT4U8JY/MmSAM4mg4b9Z4pHlbgO44HKiebL+yna6LTb4xfePcvW6fwpfc7 Vufg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KK+bP9RD; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=/1fZ6NWQ5rs0ctE+FdkoxQXt0KePFc00PSqqn/z50zs=; b=FbKiKL+Nc+iUxY78DYWqONCExXpYQEGW1fMj44y0ouRZ+AtyD80Zo/sAoYJax9JAhW YhuRygkn8/FbfunYL+s68VV/QoZqXR4VO/Y5sMNy96vW7naX5feDW9HBuU+Sie1Cj3qm Gymh0EMufNUSibcFColjgxEDkZcDs6I9hN9sk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=/1fZ6NWQ5rs0ctE+FdkoxQXt0KePFc00PSqqn/z50zs=; b=t15frY5oK1GS6FWgVSvB/luT5osmIFEPtXrcaI3LuEq4T7vP3S17Nn4dlmAK/N1AEd 5syBWmBYit9jwT90UAe4rl93a/feFBtWmD0QAiEe/d7AF58xi8ZTNPAavH0/kTxOeMF0 xbc89c9PfWlCgoVZOoFv3lSnGu21Wq1C8jdJ54fyLYL7QqI5GBF+Pt9xjuLXvRwrM86g wslfB52DGkKsaAIJIqFfb3n1+Alzcil599GckWCm1b3ZKdIPNocgxtkOCF0Uifh2lrSZ J9CdxrbsMaEdekoAdUYF0paJbdw9eoKPmAXuiRjSc147+y8wpJh19JNG1p+ebwZ3qdmF JvWg== X-Gm-Message-State: AOAM530U/Yxk+MJITsSUkgabQ+95VSXUVo4q+6noTAR604vG3AzZir7/ nIt25gFHiwZR/BMFyT6I6SDFfml8 X-Google-Smtp-Source: ABdhPJzYOU52Sia/eVwtch5RYvTDEn0UMmMjBk61P8LHAu2wB2irlAtqYAJfzinsh6Hpd3KYvpsd6w== X-Received: by 2002:a05:6a00:1a44:b029:1d6:4170:ee0b with SMTP id h4-20020a056a001a44b02901d64170ee0bmr11265936pfv.57.1614527587158; Sun, 28 Feb 2021 07:53:07 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:90a:bd8b:: with SMTP id z11ls2255487pjr.1.gmail; Sun, 28 Feb 2021 07:53:06 -0800 (PST) X-Received: by 2002:a17:90a:f2d2:: with SMTP id gt18mr5091231pjb.210.1614527586417; Sun, 28 Feb 2021 07:53:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527586; cv=none; d=google.com; s=arc-20160816; b=w4h6+lK3Ee/Pdds80Y3cSoVRknfrRSMj9KT5HF7DOTCGYbLkKG5w76lcolm0h5MddE YyGtIsr4t9AGNWXd/Dxyb2p6TaC2ldaCbYzgt+T/M+D0emCBiS6wqJnHU+p/Av9VrLqJ 7SJSIhwZLXpH4V6FpBFFVarGBJmQ4jXTSOykvtQjcc3sCcNl/PDtFlGDuPWPz7ldHMF4 Y/5PaJZfHMjFm9mTOqVDnKlohaHCVOj+T3I2JG1NK18dr85g8KRQnPJjVO50KT6q2ON/ wBWxXG9AqD8ob+yF6O3WLSd7x2GlN3G36bUzFKCsbbImwiX6XiwYpeoSYiH0dlrXDASG igog== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QcnEDw0SZLEj4Oi1pVq3Vt3q4so3W7XeOS7JjntIKX0=; b=zeSyeA7LLp3SAMEPcy1xdSbvluMpaxT94INwtBzobazUFbxJ3HGRIkHPxLp1XI9ARQ CO55NgexkrGh3nZmNuph7FB00cIoOqOpKuqL3xHsOqKJYzXOIlZArK0RLWTDYJJRla7q +R8G7G7/xVfoFq8Ipp4BEXF1m5U7VyMsJSd1MwH+v/grx8++4uT4rPiF411jiny6R7m3 IgYi2KxumLELcr+TO0CaNRr76qHVxFZEq/831COaxjiFOkREJww8QqN93VVT2d1XlmJ+ eP3tfjFQ3cvretkTWIjY9G0m4iFvldPeG86TIog5IeSXnhyI/UIQivx6vxPKTrRIRxGl JNwQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KK+bP9RD; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w6sor6582815pgr.78.2021.02.28.07.53.06 for (Google Transport Security); Sun, 28 Feb 2021 07:53:06 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:cd08:: with SMTP id i8mr10283485pgg.49.1614527586003; Sun, 28 Feb 2021 07:53:06 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.53.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:53:05 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 7/9] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 1X4Gb DDR3 Date: Sun, 28 Feb 2021 21:22:24 +0530 Message-Id: <20210228155226.77904-8-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KK+bP9RD; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam MicroGEA STM32MP1 Micro SOM has mounted 1x4Gb DDR3 which has 16bits width 533Mhz frequency. Add DDR configurations via dtsi. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- ...m32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi | 121 ++++++++++++++++++ 1 file changed, 121 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..950f292abb --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * + * STM32MP157C DK1/DK2 BOARD configuration + * 1x DDR3L 4Gb, 16-bit, 533MHz. + * Reference used NT5CC256M16DP-DI from NANYA + * + * DDR type / Platform DDR3/3L + * freq 533MHz + * width 16 + * datasheet 0 = MT41J256M16-187 / DDR3-1066 bin G + * DDR density 4 + * timing mode optimized + * Scheduling/QoS options : type = 2 + * address mapping : RBC + * Tc > + 85C : N + */ +#define DDR_MEM_COMPATIBLE ddr3-microgea-1066-888-bin-g-1x4gb-533mhz +#define DDR_MEM_NAME "DDR3-1066/888 bin G 1x4Gb 533MHz v1.45" +#define DDR_MEM_SPEED 533000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00041401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0081008B +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041C +#define DDR_DRAMTMG2 0x0608090F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x08040608 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02060105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ADDRMAP1 0x00070707 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x1F000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x06060606 +#define DDR_ADDRMAP6 0x0F060606 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022AA5B +#define DDR_PTR1 0x04841104 +#define DDR_PTR2 0x042DA068 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200011F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x38D488D0 +#define DDR_DTPR1 0x098B00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000840 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE80 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE80 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi" From patchwork Sun Feb 28 15:52:25 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1680 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 997EF3F069 for ; Sun, 28 Feb 2021 16:53:11 +0100 (CET) Received: by mail-pg1-f200.google.com with SMTP id o27sf8295567pgb.14 for ; Sun, 28 Feb 2021 07:53:11 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527590; cv=pass; d=google.com; s=arc-20160816; b=G7jVfV6BriQNFkBgVaEqgy1MPbkcxC57I05lh8a/5N1Yj0pnuu3dJLqzf02TacVp6m Aiy5+PX6tVjTLfQ0hy7wsNYTKqYGG3U5lQQluEHVn39+M3NYwHvSXH++l+imn/vfIyB+ 8sC4oAcOttY+BBnnb8GErnW2KL6KBafHFYTpqpNO0p+Ty3eBXSAW4ttrNK5SsvEtx2gL NQi1/m2dbrR+wTkW00IIO0fjkgK/nI6rZY2ge4974zeI1+h2ZX9YpLxnZqCDqt1xUeIA mv3o0w141I0rUQQrR2RFBIOLfK3R3NDEOH9wK+M3jdLug/0mMacMT2b5pSrMfAxVzi7v insQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=+ZMtPDCS0n+zphi4bfRAMaZHxdTF80ODk8NopiJx9tg=; b=d8gfQHG6HSqWZrJm31A3AvjMfxLPaGmIm0dWtAwdG5HyDSA8FlRunI1WvDnALJr1dc rURVEelNwNKfY09aTO7SQvIvpHZYkOiujtIuUEAhuYnRBSQnGCJisQn5FWDboUjkXOnv amRsuKrP1PSyaYKC2GVrAARA8uXCoMLVsWdHlrhaA26npKIuJcEQUz+UBSpCfwp+KOgX DIzj1PT64MB+N9DN5ucJIvkLBf0d7DeylCP/ziU3yG+MlyKhZ4h1VKi4JhAiZI/881dn owJmCBjxqOsOVzzN1DJ9BcNqxsCOcgk/qYPOUwqKN71+HECLIP3u+hZAK8NlGzvMACAB XbBQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WZQ6EjFB; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=+ZMtPDCS0n+zphi4bfRAMaZHxdTF80ODk8NopiJx9tg=; b=F+413iMbS63vuPIaiR5K48TiJ5vNQacr8n6j+nZ5oGdcyQoB4C9YwtgKqqrJSCAmoh TNfkh1CgPWg63vDDzmmCkAANJRsYA+/VHbSOtvJm9L3xS6FHgOcwPr60hxcowkUTtzUR KWW+6HwF+BZXpIormIgdqok5VrwdgNV4Mqfjo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=+ZMtPDCS0n+zphi4bfRAMaZHxdTF80ODk8NopiJx9tg=; b=tcLjxQKZf3Z4Si2tjmpVWZsPwpH+R/u45pOSJH2t1VqUy0aJv0f2j3kUang1INkxTT 9SoC6gdMhJ0JqtA0LIg52KybCDe3aVBivnLiEbE8s3FNlpGUbgT8whc5KZIQrNtNzROm Iht2RN65MHwULTPQUlOSZ/OuUojyHVVEvaDFMHx+e260TkTjrAq4lVctwzG8U6l1PUWP ANVgiJS7AiChlgaq13u74+4oxSDm9RHvZK9ovbm7sVl7U8NkzPAPt+eVZHVtsasDqUcp WBrC6FQKE6PHpCYm3v6JO0uMB0n1cUikbHX1Lu3GjAiEk72ll9pzDsuifuwl420wiO8Z qr/A== X-Gm-Message-State: AOAM5300SAP7YMseMzMRDolt7taswSuidqdRF6HRaXSE9frdBvUMYuur L1qLsr6aF7r9OCaCDlMSdzkEUbO+ X-Google-Smtp-Source: ABdhPJzE34BVI5/dbpxooJMKR8AbXlysbJdS0G/1aZeovj3QnbBSWF6J6bqTAvb6uLsyUs0nPNyJgw== X-Received: by 2002:a17:90a:8811:: with SMTP id s17mr12644184pjn.74.1614527590367; Sun, 28 Feb 2021 07:53:10 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:90a:bd8b:: with SMTP id z11ls2255544pjr.1.gmail; Sun, 28 Feb 2021 07:53:10 -0800 (PST) X-Received: by 2002:a17:90b:1c0c:: with SMTP id oc12mr12806904pjb.180.1614527589824; Sun, 28 Feb 2021 07:53:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527589; cv=none; d=google.com; s=arc-20160816; b=EVpvtX9LAbHLb+tzlmKB8ZSNFdETGKOpV+8GKQe9cDqcQ6CjY09dGmAXZ177msx1kS Ai4rLQw5AYM68yN/2Mk4+xBEeLXKHRhyDE0Z+5VTpHaJLKoU1ROXvIphiEas9XrGVvRv HyRSe6UOb2VZckqkoqTx8cpq0qAo0PtmNUKympSuXbbAiW4h+vGE9rmYV72XTj4St7nb loQ1NWOLtERo4fHtHkxYzaUcK3dZKm3JtGQcX0vx6fEvprs4zyAz/JjPbJ9Xj0WQ9DKr YJ7aFmmivHPQiAJ/U9PWxqmITNsaByyR4hBOKqbE4fFTORLOm35RfJe1Jw0xn4/zlAKB tTVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=R/0GsGG2bHP4O9FiTDmRY0Tc4aaDPGZJnzt9c5pSSpk=; b=lMKpZLCZdsGHi1CV5yf4YaFWXZHVIrd11CWMlQhm02UfZDfVu47owdrPVQD3KgsnxZ S87WPE8N9e7rKQ4TeJF7/dShVfw3jd71sZ428ltA/M0Xv513o9KBP1+qlsTNDQHr5U0v 7SbBNytAOTFaW2zBgkC6LdN2tLRqXss0XSYnwaXAjZdSf/PomL494AAm74WEGBLV9Y33 Pjrbl8EYjxWJPi7NDXfchlLeLCnszzuIwkoyI1xvoHLKLRXdFwSCp6mbx1SrEUDo9Lnl nzdDMmipSutQvaSEfp6FpYXEFEXdpQAZ+EHzWTSZg/KTNLI9phdbwiuKqKX2gHe11+N+ Sdpw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WZQ6EjFB; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w4sor1211224pla.11.2021.02.28.07.53.09 for (Google Transport Security); Sun, 28 Feb 2021 07:53:09 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:e8d4:b029:e4:a950:c832 with SMTP id v20-20020a170902e8d4b02900e4a950c832mr2041054plg.3.1614527589526; Sun, 28 Feb 2021 07:53:09 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.53.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:53:09 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 8/9] board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board Date: Sun, 28 Feb 2021 21:22:25 +0530 Message-Id: <20210228155226.77904-9-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WZQ6EjFB; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. Genaral features: - Ethernet 10/100 - USB Type A - Audio Out - microSD - LVDS panel connector - Wifi/BT (option) - UMTS LTE with sim connector (option) MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. Add support for it. Signed-off-by: Jagan Teki --- arch/arm/dts/Makefile | 1 + ...-microgea-stm32mp1-microdev2.0-u-boot.dtsi | 51 ++++++++ ...32mp157a-microgea-stm32mp1-microdev2.0.dts | 55 ++++++++ .../stm32mp157a-microgea-stm32mp1-u-boot.dtsi | 118 ++++++++++++++++++ arch/arm/mach-stm32mp/Kconfig | 20 +++ board/engicam/stm32mp1/Kconfig | 2 +- board/engicam/stm32mp1/MAINTAINERS | 6 + ...mp15-microgea-stm32mp1-microdev2_defconfig | 80 ++++++++++++ 8 files changed, 332 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi create mode 100644 configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 7e0fae8cf0..7b275fe46c 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -979,6 +979,7 @@ dtb-$(CONFIG_ARCH_STI) += stih410-b2260.dtb dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi new file mode 100644 index 0000000000..e4bd215812 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-microgea-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts new file mode 100644 index 0000000000..7a75868164 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts @@ -0,0 +1,55 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 Carrier Board"; + compatible = "engicam,microgea-stm32mp1-microdev2.0", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + serial1 = &uart8; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&vdd>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; + +/* J31: RS323 */ +&uart8 { + pinctrl-names = "default"; + pinctrl-0 = <&uart8_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi new file mode 100644 index 0000000000..32ce31458a --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi @@ -0,0 +1,118 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include +#include "stm32mp15-u-boot.dtsi" +#include "stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi" + +&vin { + u-boot,dm-pre-reloc; +}; + +&vddcore { + u-boot,dm-pre-reloc; +}; + +&vdd { + u-boot,dm-pre-reloc; +}; + +&vddq_ddr { + u-boot,dm-pre-reloc; +}; + +&rcc { + st,clksrc = < + CLK_MPU_PLL1P + CLK_AXI_PLL2P + CLK_MCU_PLL3P + CLK_PLL12_HSE + CLK_PLL3_HSE + CLK_PLL4_HSE + CLK_RTC_LSE + CLK_MCO1_DISABLED + CLK_MCO2_DISABLED + >; + + st,clkdiv = < + 1 /*MPU*/ + 0 /*AXI*/ + 0 /*MCU*/ + 1 /*APB1*/ + 1 /*APB2*/ + 1 /*APB3*/ + 1 /*APB4*/ + 2 /*APB5*/ + 23 /*RTC*/ + 0 /*MCO1*/ + 0 /*MCO2*/ + >; + + st,pkcs = < + CLK_CKPER_HSE + CLK_FMC_ACLK + CLK_QSPI_ACLK + CLK_ETH_DISABLED + CLK_SDMMC12_PLL4P + CLK_DSI_DSIPLL + CLK_STGEN_HSE + CLK_USBPHY_HSE + CLK_SPI2S1_PLL3Q + CLK_SPI2S23_PLL3Q + CLK_SPI45_HSI + CLK_SPI6_HSI + CLK_I2C46_HSI + CLK_SDMMC3_PLL4P + CLK_USBO_USBPHY + CLK_ADC_CKPER + CLK_CEC_LSE + CLK_I2C12_HSI + CLK_I2C35_HSI + CLK_UART1_HSI + CLK_UART24_HSI + CLK_UART35_HSI + CLK_UART6_HSI + CLK_UART78_HSI + CLK_SPDIF_PLL4P + CLK_FDCAN_PLL4R + CLK_SAI1_PLL3Q + CLK_SAI2_PLL3Q + CLK_SAI3_PLL3Q + CLK_SAI4_PLL3Q + CLK_RNG1_LSI + CLK_RNG2_LSI + CLK_LPTIM1_PCLK1 + CLK_LPTIM23_PCLK3 + CLK_LPTIM45_LSE + >; + + /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */ + pll2: st,pll@1 { + compatible = "st,stm32mp1-pll"; + reg = <1>; + cfg = < 2 65 1 0 0 PQR(1,1,1) >; + frac = < 0x1400 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */ + pll3: st,pll@2 { + compatible = "st,stm32mp1-pll"; + reg = <2>; + cfg = < 1 33 1 16 36 PQR(1,1,1) >; + frac = < 0x1a04 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */ + pll4: st,pll@3 { + compatible = "st,stm32mp1-pll"; + reg = <3>; + cfg = < 3 98 5 7 7 PQR(1,1,1) >; + u-boot,dm-pre-reloc; + }; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 15c832b16b..c1622df7f3 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -77,6 +77,26 @@ config TARGET_ST_STM32MP15x Evalulation board (EV1) or Discovery board (DK1 and DK2). The difference between board are managed with devicetree +config TARGET_MICROGEA_STM32MP1 + bool "Engicam MicroGEA STM32MP1 SOM" + select STM32MP15x + imply BOOTCOUNT_LIMIT + imply BOOTSTAGE + imply CMD_BOOTCOUNT + imply CMD_BOOTSTAGE + imply CMD_CLS if CMD_BMP + imply DISABLE_CONSOLE + imply PRE_CONSOLE_BUFFER + imply SILENT_CONSOLE + help + MicroGEA STM32MP1 is a STM32MP157A based Micro SOM. + + MicroGEA STM32MP1 MicroDev 2.0: + * MicroDev 2.0 is a general purpose miniature carrier board with CAN, + LTE and LVDS panel interfaces. + * MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board + for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. + config TARGET_ICORE_STM32MP1 bool "Engicam i.Core STM32MP1 SOM" select STM32MP15x diff --git a/board/engicam/stm32mp1/Kconfig b/board/engicam/stm32mp1/Kconfig index e7bccc09fb..c800fd4e60 100644 --- a/board/engicam/stm32mp1/Kconfig +++ b/board/engicam/stm32mp1/Kconfig @@ -1,4 +1,4 @@ -if TARGET_ICORE_STM32MP1 +if TARGET_ICORE_STM32MP1 || TARGET_MICROGEA_STM32MP1 config SYS_BOARD default "stm32mp1" diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index 62c6925c8d..c0bb767782 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -1,3 +1,9 @@ +MicroGEA-STM32MP1-MICRODEV2.0 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig + i.Core-STM32MP1-CTOUCH2.0 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig b/configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig new file mode 100644 index 0000000000..a58f3e494d --- /dev/null +++ b/configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig @@ -0,0 +1,80 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_MICROGEA_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-microgea-stm32mp1-microdev2.0" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_BOARD_EARLY_INIT_F=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y From patchwork Sun Feb 28 15:52:26 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1681 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 550D73F069 for ; Sun, 28 Feb 2021 16:53:15 +0100 (CET) Received: by mail-pj1-f72.google.com with SMTP id f5sf10702083pjs.6 for ; Sun, 28 Feb 2021 07:53:15 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1614527594; cv=pass; d=google.com; s=arc-20160816; b=dQOiMJV1GhWms7UtMsdjftiJatOSDfgIK3HNaH7eOFFF1RiGnsEyqyimE3exyzFCYE deTNV1couWPCDRgckOaemwxpLPLbkOPs98MIKcMAlskyo5jFH6vesRMd618wQVwFJh6W ZGvbDUzXQ4BD+hJXBJCwsa/fNuP7Wmccxs5mVhHt/JI5NwJZvJWdJWdZifJGVxwzJYhx Ova/9LMRw+tSwwou3ElugOqsFjLg9/rI/I8xfJhN1eU3+RHBvoIkRyiZNFUOuWFCi5rX UCRfOhJ9JOawaIltmYCB7sDihlTL1IXjslSe55s6QVRkhhDIIqMM6NcQdkQqU4KZM3jP ibIg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=h84OxVVnbqLk1PUAOE5UPZpu284PXLWx8J0w8LsVh68=; b=c37375oQQZq0NcorMQ/seBU+V3FFO4X8QDCxl8WNY5uNs63BpBI1DZgBZp1H511bm9 xl/Wl8yCLSVhK2AIh1E1Gz73PkyUnqsb+He7nQ/QdiruEOHFiGToaGaCkYKZ9ZFFUYQM NYpaOLThHqERP+OCC9zcABw8OcCVvFdFWGlpvwX+dLYkTVTrQJLDiw5BcpCxzXsf12kz JQ8CPbToMPcp7QXvOoOHnLZH6DsdIv0J0lkk1PKtRTH1kQ69XIGZmXb69P1BE2PUJo0a OlLdeuat375Ffh0k1vLyxc/x/hSEXG2E8YLjMnSUdCu1xSfpg0XRBbFhp/VJyfJF9Odl Arwg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hgDCA9lq; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=h84OxVVnbqLk1PUAOE5UPZpu284PXLWx8J0w8LsVh68=; b=pAKdPQZdEkZTGrORY8+2XwtC/Tng6nfjDa5UG598q9yvnCzDLdmsvfzB8Xf8SFoE59 QyU9vx3BmiWFW2ojHs6DfxQJVUbSoDWTpBPk1AA2Ug9Bt8h45l1eSnRQWadj4cxL1N1u 6OGxIVxgrM7X813mqmL7vvPaQdhJ/URpzWdLo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=h84OxVVnbqLk1PUAOE5UPZpu284PXLWx8J0w8LsVh68=; b=uF6zz1yuIX883Ei6QMrZ2pWepU7s7E6X0jZL3OiEpA/p6pmHjDNWbp6ITZIpfy5YDk 59qczcPCy3fL9i0Tj3wBP/jpLzuCJnC0q1A1B4rTqIyYOQnBCok0elQRqIHEeDYCUTws KcoTIbGeqtViG0kYODKS2NkkKMUEwta1YSzfh30DNHNqBDgWu7439dsQfPkbbPMt+J2N xB0hTCp9dv+bXPJ7xuece2sdXovET9gVLNJ7Pn+FiLJrzdj6UwHqI5jEptLRY3xTc7tt en26X2qeUjpxOOuqCROH9dV6UtkXGwmQRn8Yw528ySC/bpYlE4ZhhK5yDYx00gFvxpum 8NiA== X-Gm-Message-State: AOAM531qAXWel8u1OS7cVWjmxxbugaq1h/XnfboFOAV1SGJ96y+s2GTa hNQ+Pg7hFGyAuTJb4l+b8KMr7w7M X-Google-Smtp-Source: ABdhPJwSrdYOlTdWnqYI5jbWu5sy3BCKfZzPhsI2BBObl2sPT4Pi0XJMwzkSXYxaD5gB0TgYz4MmNw== X-Received: by 2002:a17:90a:fb47:: with SMTP id iq7mr5003662pjb.159.1614527594139; Sun, 28 Feb 2021 07:53:14 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a65:6a11:: with SMTP id m17ls5406648pgu.6.gmail; Sun, 28 Feb 2021 07:53:13 -0800 (PST) X-Received: by 2002:a62:58c6:0:b029:1ee:70e1:a094 with SMTP id m189-20020a6258c60000b02901ee70e1a094mr3823208pfb.38.1614527593359; Sun, 28 Feb 2021 07:53:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614527593; cv=none; d=google.com; s=arc-20160816; b=e11z0dasPtrMRUWRBwHRQyRGlnWa8zI9viTHBBB94jX5Wp5luMphessPHeyde2Q6QH nb47Q1kJr9aU9skYmd5YdX0kDQxAUUlxlqKdBEF5QIwgriD/vkMHvJE/5H1L9QHY6ZJB SCFdAL2YuCtSwaX0nSuvEmty+gwJNG4+tMINTaqUdTWLKm+0Y+rXw9WNQb5EcYp9UABe ylWvYklmqbJRBVVoKfUTgiGZHdr9UD1JX5Uk0mDqjjgRbopQybYloui/z4d0hbsy0Qhi EaqWDkXNtMIPGlnPty+J40Seg2NLR9gMbn+2AUtQ2zGqkn10A9dulOeTXKkuCrSTrA6O Ld+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=zGWFmcq9mc86o9MR9vmjdfE0Lev+0u1aNZ87aPHzIFE=; b=FuZP0NQXaiIOMlUXkdzgm6XjfM8qkGI13aNq4uerufG8mG0bXhxYQBs5WE/UFlBnhD UdCZ7EMr4StbWiscIars89GBZHxS8Egz72YarJ+FXzAuB/dCLLXrE4v27S08tqVXrbxz MeDjacRF1YrkGunO45QVp0JGL2NsI6106AVEWhgXxVhRtzWtKpLJ4+eNxC5qZbmAO6Bt uYd1TodvB3ooRMsehvWB+WI8hLt59ic7ALkovSpRt7sSJfFln2x1jFyO/0wao2vDmr6N aaJmlI6fDHwp+c3bZ30MRZO1K4cdQVRB1PnwOZaPjVo1GBX/if2e5kxRBEmmrjhYnw9U tObA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hgDCA9lq; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ba3sor8053079plb.71.2021.02.28.07.53.13 for (Google Transport Security); Sun, 28 Feb 2021 07:53:13 -0800 (PST) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90a:d0c1:: with SMTP id y1mr12737551pjw.164.1614527593120; Sun, 28 Feb 2021 07:53:13 -0800 (PST) Received: from ub-XPS-13-9350.domain.name ([103.161.30.225]) by smtp.gmail.com with ESMTPSA id o18sm14725779pjq.44.2021.02.28.07.53.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Feb 2021 07:53:12 -0800 (PST) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 9/9] board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF Date: Sun, 28 Feb 2021 21:22:26 +0530 Message-Id: <20210228155226.77904-10-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210228155226.77904-1-jagan@amarulasolutions.com> References: <20210228155226.77904-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hgDCA9lq; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , 7" OF is a capacitive touch 7" Open Frame panel solutions with - 7" AUO B101AW03 LVDS panel - EDT, FT5526 Touch MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" Open Frame Solution board. Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrice Chotard --- arch/arm/dts/Makefile | 1 + ...rogea-stm32mp1-microdev2.0-of7-u-boot.dtsi | 51 ++++++ ...157a-microgea-stm32mp1-microdev2.0-of7.dts | 154 ++++++++++++++++++ arch/arm/mach-stm32mp/Kconfig | 7 + board/engicam/stm32mp1/MAINTAINERS | 6 + ...-microgea-stm32mp1-microdev2-of7_defconfig | 80 +++++++++ 6 files changed, 299 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts create mode 100644 configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 7b275fe46c..7a9a05310d 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -980,6 +980,7 @@ dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dtb \ stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi new file mode 100644 index 0000000000..e4bd215812 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-microgea-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts new file mode 100644 index 0000000000..674b2d330d --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts @@ -0,0 +1,154 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 7\" Open Frame"; + compatible = "engicam,microgea-stm32mp1-microdev2.0-of7", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + serial1 = &uart8; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + backlight: backlight { + compatible = "gpio-backlight"; + gpios = <&gpiod 13 GPIO_ACTIVE_HIGH>; + default-on; + }; + + lcd_3v3: regulator-lcd-3v3 { + compatible = "regulator-fixed"; + regulator-name = "lcd_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiof 10 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + power-supply = <&panel_pwr>; + }; + + panel_pwr: regulator-panel-pwr { + compatible = "regulator-fixed"; + regulator-name = "panel_pwr"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiob 10 GPIO_ACTIVE_HIGH>; + regulator-always-on; + }; + + panel { + compatible = "auo,b101aw03"; + backlight = <&backlight>; + enable-gpios = <&gpiof 2 GPIO_ACTIVE_HIGH>; + power-supply = <&lcd_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <<dc_ep0_out>; + }; + }; + }; +}; + +&i2c2 { + i2c-scl-falling-time-ns = <20>; + i2c-scl-rising-time-ns = <185>; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_pins_a>; + pinctrl-1 = <&i2c2_sleep_pins_a>; + status = "okay"; +}; + +<dc { + pinctrl-names = "default"; + pinctrl-0 = <<dc_pins>; + status = "okay"; + + port { + ltdc_ep0_out: endpoint@0 { + reg = <0>; + remote-endpoint = <&panel_in>; + }; + }; +}; + +&pinctrl { + ltdc_pins: ltdc { + pins { + pinmux = , /* LTDC_B2 */ + , /* LTDC_R6 */ + , /* LTDC_R5 */ + , /* LTDC_B3 */ + , /* LTDC_B0 */ + , /* LTDC_G0 */ + , /* LTDC_G1 */ + , /* LTDC_DE */ + , /* LTDC_R7 */ + , /* LTDC_CLK */ + , /* LTDC_B1 */ + , /* LTDC_R0 */ + , /* LTDC_R1 */ + , /* LTDC_R2 */ + , /* LTDC_R3 */ + , /* LTDC_R4 */ + , /* LTDC_G2 */ + , /* LTDC_G3 */ + , /* LTDC_G4 */ + , /* LTDC_G5 */ + , /* LTDC_G6 */ + , /* LTDC_G7 */ + , /* LTDC_B4 */ + , /* LTDC_B5 */ + , /* LTDC_B6 */ + , /* LTDC_B7 */ + , /* LTDC_VSYNC */ + ; /* LTDC_HSYNC */ + bias-disable; + drive-push-pull; + slew-rate = <3>; + }; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&vdd>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; + +/* J31: RS323 */ +&uart8 { + pinctrl-names = "default"; + pinctrl-0 = <&uart8_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index c1622df7f3..c22b132ac1 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -97,6 +97,13 @@ config TARGET_MICROGEA_STM32MP1 * MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. + MicroGEA STM32MP1 MicroDev 2.0 7" OF: + * 7" OF is a capacitive touch 7" Open Frame panel solutions with LVDS + panel and toucscreen. + * MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with + pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" + Open Frame Solution board. + config TARGET_ICORE_STM32MP1 bool "Engicam i.Core STM32MP1 SOM" select STM32MP15x diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index c0bb767782..712e312665 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -4,6 +4,12 @@ M: Matteo Lisi S: Maintained F: configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig +MicroGEA-STM32MP1-MICRODEV2.0-OF7 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig + i.Core-STM32MP1-CTOUCH2.0 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig b/configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig new file mode 100644 index 0000000000..96f52fca55 --- /dev/null +++ b/configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig @@ -0,0 +1,80 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_MICROGEA_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-microgea-stm32mp1-microdev2.0-of7" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_BOARD_EARLY_INIT_F=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y