From patchwork Mon Mar 15 17:32:48 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1686 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id F24CA3F137 for ; Mon, 15 Mar 2021 18:33:31 +0100 (CET) Received: by mail-pl1-f198.google.com with SMTP id b9sf8563201plh.9 for ; Mon, 15 Mar 2021 10:33:31 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829610; cv=pass; d=google.com; s=arc-20160816; b=FQvv9VwMRbAIyF+8Rawia5sQmladkbq4DjpNw7/K+A88Z7PbutFwVFwDrBpYSv11+o QZ94hASV/CYryB8Fpz6vEXWGsDGTUOlCNmrkeyKPAxTX6Gs5YSrTUc7zTqjDSGrKQksV qjXkcYoi2HzPF9sN72VaOaELmbgfANxTKlckRLIMRm5u6Hkgfs4/y4Kdir6BFddN0tBY XLaEqXWUxSXzbQsr1qZ6xjViAQjzx3eNK3bLc6hKtZM3MC5+VNHZU9n6y235AJnZZ4OU lTAK1ZztjMo5iKIWVYpM/FnXyJKN/K2UkZJQd3i+EK90zVwY6J3+Lr14IQeWrkddl7Co JGCA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Dj7/g3h5rtzsABTjqGKZkBOUSE4vi6e0T6tapDyYBi0=; b=aeaXOr3M1Dg2/Z0mvj+wp0aMhqf5cGNVNcyYxGTmNUjw5GrpCRnQVlRAAYBhGAvFkq ereHCLtgXbTEEcMQfm9jFFYywTwID+dufa8hqX5R7cbhYHHXj4RorNLScCay8c+q+CHT mHAftwSgNeaRayWHJuPGhK2iuobPhZ84EmwCxvW/W2R55FA5ORmt2BoafmVD/h8ozR9G bhiC5Nb2vvEN5w2jUA0ACQkubL2RBBrhDodU5P+Xd2rRDxwwFF4vbiPrh6YiSJR/5HF9 hluoIArpE/1vIItgEAfZY6jQioG0H1/de/6hyvBqPC8RHZgubxkGyi7hdPgv6HZt5NlO AvvA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=k2Zlj2jR; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=Dj7/g3h5rtzsABTjqGKZkBOUSE4vi6e0T6tapDyYBi0=; b=rZOciOu8d5e7NND/YJs/gaOhEmYujVacPei2YdfZR5629vx9SIzmE9mYJpjVhfVQwg 3U/ynFXXoa9lnFfIkF3t3rUMWMB3oZ3r2Bxq5Y9SRO0+iydANZYqyeC5DtLitOGcN4mt uJvqROg5mWsy0kLys0rwX7rLHPdWF+moAwIxA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=Dj7/g3h5rtzsABTjqGKZkBOUSE4vi6e0T6tapDyYBi0=; b=idUiDsg9QIRYP/mni1cbQsXiTwC6mt1mlJ97ZIdLjm65y/lyV+yPlzKleQzj6B5bjM ixgrH088TXH6nDspsSMrTb6D6gCWhOkIFGkGDKTF8gD01LytuTTuos1iPOKr4UhNryar 7LfpTIDTGQY+mTFeBKuGSKFN5fEHuoNJq+8r8LSn8btSLJ5H3fYyhbI7nrtE9P3Zxk8r xPkTgxlOLVegU8fSdy/4yfBwcv1EWrDgmQ0e9WYPPbrvhtoem7upJ9TtQB0E9kQDFmfj nLEcOo2V5yzgjNYJhYqXLc1nLuV0FDDSJf16GJnhAEYXoXy+yPC9s1QkUjeqDLc5BwUZ HypQ== X-Gm-Message-State: AOAM531cSKZZa4Zwro9mCBUl+eFkY+cTY5Q59Oq4zubXtQn3Qmvafqz4 TbJ5mDFcuGxLLvKNwzAwtR3nXLY2 X-Google-Smtp-Source: ABdhPJwuHLqHrbHcfPqsjM2Jw7BwSskwel6N6jFQl98RiiYlt+XIwcr8SiDJ2fgFIJICNP4405khLg== X-Received: by 2002:aa7:881a:0:b029:1f1:6148:15c3 with SMTP id c26-20020aa7881a0000b02901f1614815c3mr11622586pfo.30.1615829610671; Mon, 15 Mar 2021 10:33:30 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:ac09:: with SMTP id v9ls6886337pfe.2.gmail; Mon, 15 Mar 2021 10:33:30 -0700 (PDT) X-Received: by 2002:aa7:808d:0:b029:1ed:993c:3922 with SMTP id v13-20020aa7808d0000b02901ed993c3922mr11201566pff.75.1615829609984; Mon, 15 Mar 2021 10:33:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829609; cv=none; d=google.com; s=arc-20160816; b=Q3XzXe1or3OWrOD9O1D2mfvj+e+zc9abWJaaN4CMdHoYC1SY6vTeQBZhwhK9TCEoNH asNrRp44MWKWS32038Hj3NkCJnCJQQjeNUYL5SDAaYnUihDY4b9ESl2bZ8z8gllpkpn/ NMS/swZpn7VA/uRFXru2Uu2sr7JgrbJA9tYUqqKJi1nfu3GU3hErvvh/i9CExIpsHBKn esv2wgruN0HKW5V4V6Fs6Tx12efwgidjXlHB8sll5g40LMI9BvzCEL3Ao9ArvSi1GgO4 0pF//txDSnzbQTT2QFZUj4XEVoVi8eHmjQ1y4JJ8zjp/40ESRi0VWfuL7q42+7Hw5LWS RXww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=rjBf4QRY8hdul/K+Gx+sNStU0o8t1dwYbsqCMRxE7Z4=; b=sU1cIqs9LzVCd0vpjX3MpX+i3qsTiAgXX65My3Olvg4jezmYl5Ohv8dKGwxZj6iRIM 4a5dg3MKdobYGpd4l3SiCTKXZfTjFQ0K4/6KWBqOqROWq7YO1pNRfiMRHqXoiGNqKw7e pvp5LwGx3LoayWCsTjreJIK2637u/WxwKxTBLRL5XjHGyEkKWMYiC4DZx77XrMuRxweE VDBJG7qFBpkGCjy+QThhPZQmGw9ZKzS9axjv8BvipXu/fGAlw4vVtFGRTQQEHOHJZjOg sSInOKJ+yOYEQD+D41Z1wTi06JO4+1YlddVpQJOyXi1ckYEh2cDnh3EurZiVqh179yj3 st5A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=k2Zlj2jR; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id i11sor8680631plb.43.2021.03.15.10.33.29 for (Google Transport Security); Mon, 15 Mar 2021 10:33:29 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:f54e:b029:e6:3d74:eb3 with SMTP id h14-20020a170902f54eb02900e63d740eb3mr13134736plf.14.1615829609355; Mon, 15 Mar 2021 10:33:29 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:29 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 1/9] ARM: dts: stm32: Add Engicam i.Core STM32MP1 SoM Date: Mon, 15 Mar 2021 23:02:48 +0530 Message-Id: <20210315173256.103731-2-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=k2Zlj2jR; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. General features: - STM32MP157A - Up to 1GB DDR3L - 4GB eMMC - 10/100 Ethernet - USB 2.0 Host/OTG - I2S - MIPI DSI to LVDS - rest of STM32MP157A features i.Core STM32MP1 needs to mount on top of Engicam baseboards for creating complete platform solutions. Linux commit details: commit <30f9a9da4ee1> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 SoM") Add support for it. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b - add linux dts commit arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi | 196 +++++++++++++++++++ 1 file changed, 196 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi new file mode 100644 index 0000000000..01166ccacf --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1.dtsi @@ -0,0 +1,196 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,icore-stm32mp1", "st,stm32mp157"; + + memory@c0000000 { + device_type = "memory"; + reg = <0xc0000000 0x20000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + mcuram2: mcuram2@10000000 { + compatible = "shared-dma-pool"; + reg = <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible = "shared-dma-pool"; + reg = <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible = "shared-dma-pool"; + reg = <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible = "shared-dma-pool"; + reg = <0x10042000 0x4000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible = "shared-dma-pool"; + reg = <0x30000000 0x40000>; + no-map; + }; + + retram: retram@38000000 { + compatible = "shared-dma-pool"; + reg = <0x38000000 0x10000>; + no-map; + }; + }; + + vddcore: regulator-vddcore { + compatible = "regulator-fixed"; + regulator-name = "vddcore"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + }; + + vdd: regulator-vdd { + compatible = "regulator-fixed"; + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vdd_usb: regulator-vdd-usb { + compatible = "regulator-fixed"; + regulator-name = "vdd_usb"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vdda: regulator-vdda { + compatible = "regulator-fixed"; + regulator-name = "vdda"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vdd_ddr: regulator-vdd-ddr { + compatible = "regulator-fixed"; + regulator-name = "vdd_ddr"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + }; + + vtt_ddr: regulator-vtt-ddr { + compatible = "regulator-fixed"; + regulator-name = "vtt_ddr"; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <675000>; + regulator-always-on; + vin-supply = <&vdd>; + }; + + vref_ddr: regulator-vref-ddr { + compatible = "regulator-fixed"; + regulator-name = "vref_ddr"; + regulator-min-microvolt = <675000>; + regulator-max-microvolt = <675000>; + regulator-always-on; + vin-supply = <&vdd>; + }; + + vdd_sd: regulator-vdd-sd { + compatible = "regulator-fixed"; + regulator-name = "vdd_sd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + v3v3: regulator-v3v3 { + compatible = "regulator-fixed"; + regulator-name = "v3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + v2v8: regulator-v2v8 { + compatible = "regulator-fixed"; + regulator-name = "v2v8"; + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-always-on; + vin-supply = <&v3v3>; + }; + + v1v8: regulator-v1v8 { + compatible = "regulator-fixed"; + regulator-name = "v1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + vin-supply = <&v3v3>; + }; +}; + +&dts { + status = "okay"; +}; + +&i2c2 { + i2c-scl-falling-time-ns = <20>; + i2c-scl-rising-time-ns = <185>; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_pins_a>; + pinctrl-1 = <&i2c2_sleep_pins_a>; + status = "okay"; +}; + +&ipcc { + status = "okay"; +}; + +&iwdg2{ + timeout-sec = <32>; + status = "okay"; +}; + +&m4_rproc{ + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>; + mbox-names = "vq0", "vq1", "shutdown"; + interrupt-parent = <&exti>; + interrupts = <68 1>; + status = "okay"; +}; + +&rng1 { + status = "okay"; +}; + +&rtc{ + status = "okay"; +}; + +&vrefbuf { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + vdda-supply = <&vdd>; + status = "okay"; +}; From patchwork Mon Mar 15 17:32:49 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1687 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1D2173F137 for ; Mon, 15 Mar 2021 18:33:35 +0100 (CET) Received: by mail-pl1-f199.google.com with SMTP id b9sf8563272plh.9 for ; Mon, 15 Mar 2021 10:33:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829614; cv=pass; d=google.com; s=arc-20160816; b=O7Fuz8v0ySEe1KL7+5YSPCyst7qpU/HT2072jBsgzZHxcT2ttXtGzVVfgb6+fiuzcM FcTXr9zxBo77yrqSugFuXIr3tGQC0aHlfAKKXQNt2TrrCQ5Z6hT9spUFi7mMk8cyOFjA hGEwKYJi3Ilu34Ni7GF23xTRXDR3ciq2VfXc2nxSn2aDD6oaE6cMQ+oNmqZwznMtfr3T 01QosX5qJh9x/JHAS6kaO1jwhCMzDf1yCqQ/MZzrl6ip72AqTiGRi0qrgDRRwNCTD9KG WrgY6Pfzlr/2aALwsgA2lIloAjsCqpQmwh8lq2w1XWCF2DuyalsoQlqEK4BDHw2QP9sk Gn2g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=phv4uFnb/fFrDiDb4F+nzRnId6yIuy9Ea/5/Zq307n4=; b=1C2e1JqVPemSn9b0/Fyve5uJcGcSV1jQA3QY6rrkylwOoBEIz/ImHbY4FlNvtV+p/b k3RfdMWtIE+W5dUgq4ZAwTFyN2yHHX9v6vhzt7mhy1kFQiA4Z32etIiT5sCUDHCCZgeh OBNC/Pr4A9K452hI/875L8nFuOix2tyLfstiOqLedbUFaAsFu3JMUb5L+T3upkHXZQWR DqBWOeBpBTy1kEV1Mzt/dQDVWukm/e5neSAAH6T7/pP9oImT8cYL62e5ED3TDR3opwJZ 148ab76I4o7zM3g6OBsfbFwB9NOiAVUl3c7D4qdVXb3pNYI29aJlSPw7QqIhgasEJcD2 ICYg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DX2WvvCJ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=phv4uFnb/fFrDiDb4F+nzRnId6yIuy9Ea/5/Zq307n4=; b=I3v/6GgfW1axRO0UsMQ4DB6xWKbhGdzVboXkYN6ZHdYx8jDjxaL7DJOxHmxkxRwYrm 7JSdLt8lbLZzVk67yqIvpqHU9EPkuEq7JHMpyGJPkf84zoGERhgajV4+kbj3JVyMmSNZ 1ICgTWFdd/ZZ7Y2yV5RV05KP/QtBZ5yfym6qM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=phv4uFnb/fFrDiDb4F+nzRnId6yIuy9Ea/5/Zq307n4=; b=Prio28WAdbJkQqqLwWqDFuJZY5/ciqIn5yvVIln8S6Bztyxs/ljPkJRv0+5Wf5uuqz bf9iYzD08DJIDoMuY5M/6LYHhLEhMo0ENDjcF923KU3NYzwKie0OcDvQDwKdJw6ekfkw UyomsB8sB/7DbzEUd/xNW1n25qFLUSM4fCPs1DmQonhUtTSHW5eXuYj4LQfhoQV0pmzE 7afNdLULTHkXDdVufze03zAeXSEB+l9//DQiHMaNX9re2eGbq2xaLPxiBIae/ObLZBO2 DcXgsf0BWY7b9czM7Dnc5AJtYErpsbeFLdSxFCOy7AxteUBRr4LedQTztkvqmx17nHd/ 6rAg== X-Gm-Message-State: AOAM531dowCUqJ2DV/QjU2vXV83FdzNSt+Xz1pOmlKftCDcGaRIX7dvM hHMgV583klVy6d9TQBzYR+FD7l31 X-Google-Smtp-Source: ABdhPJz+i5WzbEIcjgUyNotfS0i9I8dLpoFO9esNVhgg/pWRhJuv+qYKm35fL+7JsvmIfMYN6litIQ== X-Received: by 2002:a17:90b:307:: with SMTP id ay7mr188076pjb.110.1615829613951; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:4115:: with SMTP id r21ls9110062pld.1.gmail; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) X-Received: by 2002:a17:90a:f02:: with SMTP id 2mr130750pjy.209.1615829613305; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829613; cv=none; d=google.com; s=arc-20160816; b=MpWsfBhP5w/JMMXSvgZ+bm+eAnk/tpdPFpVNPA8p2ioVgxco4BsYepH5rzGvKPyQoS XkupRzbtRhnahhGr4qZNPvOoR93qKzSNRIOw/387zkmnv/wyh4t3w03xG+Vs/1iec+gQ Q+o4EItQ/tEk5ijSj481raWKBabPTSZMZtjlzGMdZRDySASuAFVGLUhIKKbo7A9fDb5a tJeGNymFApDL+WdN4TK/FrSV5Yy/rljkDlwXlqSpN27duHP9/j2srlqp/0R/7MsoRDBM DqhIKEvSI5B4KC0mMUHROj0iAsoVcNkgAD1pICllP94aVEtGImVMgvOHOy3O0EUGYqcM TRmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=m/sU0yk23l75aeWuNTd3XNhna5aQhJ27XP/44L9oWpw=; b=lk7NkDGnh+aLyy5Q0mzNyGf86mEpqJTKwOqYjxsR0NTLA5xn1m/OIDBhtnQ1uFCbbj ba1VK6A/ZznJkH/xj2+oIE1CcG1m46PKTk/HAAMot6Vk7VWdxtM181ZCRa2rKLie7aeS /M+TaMF6pyRErupmx96R8zZCaUKZRDi9GDp1Fxflq0ixQgthT28btx9FogEA09oDEnyA Yq8X3I80VJw1Cv4oDQEbTaUi7hHTjDNkRhVDekd+cbQVGfA6bnyaRQJviucF90oH2xN4 /ykf/ft3j65hwZ8LIRipq2GDZ4oGD18gx50sfINXy8S+cW8imtNzTNVJmT5ryzemNRLA ah0A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DX2WvvCJ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 66sor6417851pff.67.2021.03.15.10.33.33 for (Google Transport Security); Mon, 15 Mar 2021 10:33:33 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:5b49:: with SMTP id l9mr179691pgm.279.1615829613019; Mon, 15 Mar 2021 10:33:33 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:32 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 2/9] ARM: dts: stm32: Add Engicam i.Core STM32MP1 1X4Gb DDR3 Date: Mon, 15 Mar 2021 23:02:49 +0530 Message-Id: <20210315173256.103731-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DX2WvvCJ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam i.Core STM32MP1 SODIMM SoM has mounted 1x4Gb DDR3 which has 32bits width 528000Khz frequency. Add DDR configuration via dtsi. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b .../stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi | 119 ++++++++++++++++++ 1 file changed, 119 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..1a45c6fc63 --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi @@ -0,0 +1,119 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved + */ + +/* + * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs + * DDR type: DDR3 / DDR3L + * DDR width: 32bits + * DDR density: 4Gb + * System frequency: 528000Khz + * Relaxed Timing Mode: false + * Address mapping type: RBC + * + * Save Date: 2019.05.14, save Time: 11:25:16 + */ +#define DDR_MEM_COMPATIBLE ddr3-icore-1066-888-bin-g-1x4gb-528mhz +#define DDR_MEM_NAME "DDR3-DDR3L 32bits 528000Khz" +#define DDR_MEM_SPEED 528000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00040401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0080008A +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041B +#define DDR_DRAMTMG2 0x0607080F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x07040607 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02050105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_ADDRMAP1 0x00080808 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x00000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x07070707 +#define DDR_ADDRMAP6 0x0F0F0707 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022A41B +#define DDR_PTR1 0x047C0740 +#define DDR_PTR2 0x042D9C80 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200001F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x36D477D0 +#define DDR_DTPR1 0x098A00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000830 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE81 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE81 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi" From patchwork Mon Mar 15 17:32:50 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1688 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 75D8C3F137 for ; Mon, 15 Mar 2021 18:33:38 +0100 (CET) Received: by mail-pl1-f199.google.com with SMTP id 41sf14075729pla.0 for ; Mon, 15 Mar 2021 10:33:38 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829617; cv=pass; d=google.com; s=arc-20160816; b=gObzKFPGM/pX0tiygY3tC3k4gTWM9ynj9GGsmpTeTWN5LglBTli5WT7BsuOzVJ9SDt a9SbacTue5x5vpeWnoM1Qko/cK9nIXkfOq3iYzL+5i0c05On3VknDFpJBlsISR2Y9tUZ QA2hpvkN0GunMuu8l8HfabN9YeNfDYMiBnR/0uwupamCC2I52KIGIC+QSUU1YJZmoVmf Ghn6FfIewjZxyzLle15KC5qbdZyrIB6o6552bUrTXF4Y4+DChuqJoggWVHdRgjy7vk9o cISw1vt6zvq9gK115lveeHmkHJHOnW/Im8uly1PWBbA8wdDS8y6NnmFzJtQSfxQIr9Lh jrxQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1XgQfUsxZWghpEi+04F4mpfE5NNwoRaEsEIik6BjO4g=; b=RbZIhM/bUx1V9l3xHlXTRJaOpBFG2JN/222UruWu365aBCEb+zJ8QSNVIrUbs8YXsZ XSHFy2SwyR0rQsKq8hWAG68nezOWyi8o1rWbzghq0PXyAWWSRLBR03HVovlH9kHrAKYX j956SoaF+l2VzCKHI/3xXGqYKm+wRzsLzk6yfhA+EihTCMEabKYyOFoXYM7YSyXhUOrT kcK1zbDR+ddCX4X1r890EfmokPIATr9aArl0sMvjNKxRAF3doI1Y4Lju+bQ0UEPxjx/s tYLfm4EOLFI6MK/OwXCRAeAv4pnh76XvahmTOkORy3ZpnIgtmKBiAe8rSFv8QyMxY0yw sSXg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IDexLUE1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=1XgQfUsxZWghpEi+04F4mpfE5NNwoRaEsEIik6BjO4g=; b=FkKeIl4a7rDCLMucWo3GloDainfw4mfleSoZmUgcOueNal3MxMTbX05O0hzM52m/Xz DhqO2TcByYEUimkoOanLfw8rKZfcuiRnsUBAQ/qh24+V1byEOLA46UZGCTIBalw8KhFb a6LOzOTwLP7dCUhMZqfcP/bmg1OfONQK610Zk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=1XgQfUsxZWghpEi+04F4mpfE5NNwoRaEsEIik6BjO4g=; b=o5m7PWiJ0/IqkCKds8sWmnORBOoWk+uk6DSDg9aalOUv+P5PdWlEPN6r4mTao8ETcI DAlePLlYYr9d6n5vnQsKiuWOaL9EhNLEmyQTjwa1O04HnF+iogv4/3saUux7nIBO9DMR WFzkeD7UvSp+ynNtfVH43hObPdOc0ZNzYervXs3Cc625A0n+2HKmFFvQIjAUtDYY6F58 Tm09lHZ6UXGYhL98o4s5+6Ypw5ueN+l+zbxRbw+EF2ztmnEsZWtE7lVrCWqP3K940G3s A/wuDInG2/VnxKMXJlKDg5dZonzW/p205OP6Jvktab61eVS3wPrYwdBTdJSDVY4J2K8u PKhw== X-Gm-Message-State: AOAM5307oxLov5rpF3v8epUNXGXCU6eiB9BpqiIKHiCEAs53+129IebJ B/9e6Ia6R7VzvBWUIzReqCW1y7ql X-Google-Smtp-Source: ABdhPJzy7QoadlGnm/vowbvFwL3Q9ZVaHAMHvsw/RPBiUT4BXKf3tnvDBIGUILXM5d31gaIOPL2hPQ== X-Received: by 2002:a17:90b:ecc:: with SMTP id gz12mr157042pjb.79.1615829617256; Mon, 15 Mar 2021 10:33:37 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:7246:: with SMTP id c6ls9104409pll.4.gmail; Mon, 15 Mar 2021 10:33:36 -0700 (PDT) X-Received: by 2002:a17:90a:a96:: with SMTP id 22mr182114pjw.200.1615829616612; Mon, 15 Mar 2021 10:33:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829616; cv=none; d=google.com; s=arc-20160816; b=y2Z/sAw/vDoAP8az1XXBLdy4EDXV3Do/HcTyeR3YG822Ux2BgOpSwjzqwlnvlzptjk HAVvmR+OTEh79vTRwWWZMmR3WG+w5wEHEvjQii0hfhjTbj3WqP0R2amOHO14jykHWHNp rywOt6Ywwat3PStMdMP7aczch7O++MJwLYo0FRqHBpG9MefJMpL0A+ejW9xferczG8OM ed1JgZCxu2UG94/aVDy8pBhLW/xfH6AHLifwuJxAqsZY0Hlcttr6snoBpRV6BWAoTbcY FQ/H/xnI9h2f0q1FkoTKZ33W0qDaWLw7KkkbDGHiIAIfdW0xT1aSW2Cz22DSFz+VSFZG cMag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vkcQPO8XZknSu5LlLn5rJe3U9HND0YggmwyVraDS/hQ=; b=fdOPPZCCP9fJ+s6KjuGNLfXDq1x7A4f+7ouWCepqp7tpRicYXboxNl3pCL5ixNbApf aob9zWqQ3YmvG/UAC16s5P1pikrr2UIAcShYP/AUeQ6DgYzHnbzK/6BqFkHM6NH3F81V N6GfQ2KO0Ar/yFklPYrLcFpbYxOB7LVERfY1uA2ov6DgtRV9g6nosZdb8ZjYPpARlgzs ZJ6L1m0eBGa+ZXE3vsy71NyVmE9zXwmOCHZp+EOTMr3QkruUj5t0tf7xE8uMvx/Gn5aX AfwWHCZMnxZiOBqxd+1RIKDvfYgTpUqBwotSkXwTund4aS/sIKink26CL5r+L3UQpWPx n4aw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IDexLUE1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id s15sor7422515pjn.16.2021.03.15.10.33.36 for (Google Transport Security); Mon, 15 Mar 2021 10:33:36 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90a:9f4a:: with SMTP id q10mr153912pjv.113.1615829616410; Mon, 15 Mar 2021 10:33:36 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:36 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 3/9] ARM: stm32: Imply SPL_SPI_LOAD Date: Mon, 15 Mar 2021 23:02:50 +0530 Message-Id: <20210315173256.103731-4-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IDexLUE1; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , SPI Load isn't mandatory for STM32 builds. Let's imply instead of select it to get rid of build issues for non-SPI defconfigs. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b arch/arm/mach-stm32mp/Kconfig | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index f538d7cb83..79ffd5191d 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -16,13 +16,13 @@ config SPL select SPL_REGMAP select SPL_DM_RESET select SPL_SERIAL_SUPPORT - select SPL_SPI_LOAD select SPL_SYSCON select SPL_WATCHDOG_SUPPORT if WATCHDOG imply BOOTSTAGE_STASH if SPL_BOOTSTAGE imply SPL_BOOTSTAGE if BOOTSTAGE imply SPL_DISPLAY_PRINT imply SPL_LIBDISK_SUPPORT + imply SPL_SPI_LOAD config SYS_SOC default "stm32mp" From patchwork Mon Mar 15 17:32:51 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1689 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 78E953F137 for ; Mon, 15 Mar 2021 18:33:42 +0100 (CET) Received: by mail-pl1-f197.google.com with SMTP id n12sf14836560plf.12 for ; Mon, 15 Mar 2021 10:33:42 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829621; cv=pass; d=google.com; s=arc-20160816; b=hNt4LsyZe2e8vE5hHfKzJU9uJB+PjhJIYcrUqD5OStU6Jg1mSp5a1E4jOXIjEA4fk4 e10sBjUYCp8kNO255fpInp6xpydtb4jwCN/mvBsv/WltJQkdAr+/DKf8Qcux48g4bQwn QeGQuBI098i27wEav2R8Wnb4slihKVsYIAQB6+eRe2rybq+mt9KfuEy2hbHxNYKYAhq5 zrXSiyfsEaE5I2So5akhXvBW39OUdbhqYyCP/aNv3NWPzj1O2ZchDwZYxYcTEdHktb9R DmPodwO9asBbgxZ+7L3P+Limiv6h4993QnDBDbYOVSputnXYTwG+FvxOTW0bvZQ8Lrra jkfg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=RjXHlfv2hZUZWj9UPMRHfKkfx5BFFFYOVutLcKe38K8=; b=jPBobC9SWQbbI0ddUn8GEcN/TMnlT4xfEgXqnwcVpY5TzItA58c9CGXXyeu6iM89ZJ +I0vjYRqwZ/z3xmtmxtRC5RTUXlx8s4KekwMoG838uFBadlXatX6ERgb6nAjAecrvFz7 L80fMnt6r43l8uPYUnMco0MTkmyYDYwkDznhSWU1aKe2sf379qZbCJanHiy1Ln+LpA2J jwJs9LN99SuBaQhJD8WBZAIx+15wMZ25qOisZepce7QmhdPprn9RbRd32WMDyvNlm28L CuD6Q5KmQHoCaWgk/4bAYdXpWeYLzISM6OJq6uc8XWBcL/uslTD0L39jhrymGH/PHyat /dLg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=L06TevqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=RjXHlfv2hZUZWj9UPMRHfKkfx5BFFFYOVutLcKe38K8=; b=jfnb3edQif1OqjgqVyyzgKIhytEfGqzBsIY7kgnlaMR8vVa8P1AmmCKFJKTRLxv74I LvgVjShYh6VBvlkKhmD0dYpq4Bt2X/LESnU2FYuhuFMfZsjDrqZ5MIlStn+dUyHXfHoJ XfwTo1Nf4sVTL/9RQ4JlAzmASbvwXaUJyN/TA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=RjXHlfv2hZUZWj9UPMRHfKkfx5BFFFYOVutLcKe38K8=; b=TmuLT+pK8tA2KN26Qri+MKUQL0/TAgPJD44WvbVBSX6+sVbcTwwubZSqWUvNiwW2Ol /tiyeK/P68I9f55liAf4n02iDqilfS/qQadfvX23VC3XyqnLWCBqd4cKX6SI4n9U/nHK rnUk5v8o3dkqiD83QyNemzZ0c5zi+0Zbq/zHqxeeOoBmbhT/IiciEINPqIzQWoXA0FdG RWU9P94Zu7YRxQnuKGBbDRiKtr1KNk4QodgMpO8VjaUveXnsC/NutC43S/gr+TdpEy+H YxCXUlPG5rb7ZOX9RLUW79yNi+XxqVfoxcCJkKUMEjSi3JQH/oN781GrKVtjGtOJcNfU 5QgA== X-Gm-Message-State: AOAM532BTT/E3yF/Qd/UOC4xfmaWEiMdkAUOsb4tm4LKNqfiPENYThRh 3LgJ2dP5+E0ffTpUE4YbwhXzI0jF X-Google-Smtp-Source: ABdhPJyxk+Npt4Nf/U5XPlz2p9OjX/gTTVyo0pqe7llBLO933GsBKi+gm/6KrbOfviEU98cQzcCHMQ== X-Received: by 2002:a17:902:d304:b029:e6:bab4:8df3 with SMTP id b4-20020a170902d304b02900e6bab48df3mr2526558plc.5.1615829621268; Mon, 15 Mar 2021 10:33:41 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a65:6256:: with SMTP id q22ls6477665pgv.2.gmail; Mon, 15 Mar 2021 10:33:40 -0700 (PDT) X-Received: by 2002:a63:5461:: with SMTP id e33mr194268pgm.63.1615829620577; Mon, 15 Mar 2021 10:33:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829620; cv=none; d=google.com; s=arc-20160816; b=lBgXsAT0mnm2IJrWViEpBJPYZuHyvqYgrxS2mOw3INT7ntsmgzHlcUWqWs2CeE/KOM a0Wd7DzPMZ1+9C96ZvUPxrYNW20nea83HRar9ZWEFiVobx1vQT4booZ1/j5idG+C91CN kLTbXZobagjkHB+Rz2XjB0c6cJoh8UCDwfPTrtBKD+hrz9GD/fbVi45ZhfcfVmK37XE+ 39wJ6hWVfh1bq8tZJ710AJ9B9DY7sWdSEWpfhuYVKbGWzGJnyLYI7MkRjgrqUjIgDIQu goIWvxXNp7ZhMx4o0hjFrEbhMf9Ojvqg4sKWjhILFROEoKFe9icva8koAxqfCDFa4M0Z n8sw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=p3kDHPmTZVn7bOztP4wxOKI70dnuH1TIaMZywY/eTgA=; b=ykuOrnu3ktOcEHjyyR9GdxmC6U0fFkU+t2Ih1g/rArDKSmmcBhgmwxpa+MPfe+b7C+ XZrLgD0VczPB02g9AE1sAdERVc4umlXjGzVz7eNn9HZBw45+5/384jQohg33zUpjVZmz xB5YetypuTSe9clFYyVs9LayW+a79X7qUaoG3HDepqXE2JQzJs9EyPnzEN+m1BzNW2yQ TtKxNnK1TObOpErGAyAJve0Ur+kxZcC/h7dqKvzhsEl014T5FWPIcJ4UD3HKZoBus2sS lN/eu+K0ZcZ5b1zVLkxNHXh+hlME3srpBpWwif4IwHpxTuo+TBJewaWOs/SRgVU+y91w qKyQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=L06TevqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id i11sor8680943plb.43.2021.03.15.10.33.40 for (Google Transport Security); Mon, 15 Mar 2021 10:33:40 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:d113:b029:e4:9cda:dbd with SMTP id w19-20020a170902d113b02900e49cda0dbdmr13139954plw.85.1615829620248; Mon, 15 Mar 2021 10:33:40 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:39 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 4/9] board: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit Date: Mon, 15 Mar 2021 23:02:51 +0530 Message-Id: <20210315173256.103731-5-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=L06TevqO; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam EDIMM2.2 Starter Kit is an EDIMM 2.2 Form Factor Capacitive Evaluation Board. Genaral features: - LCD 7" C.Touch - microSD slot - Ethernet 1Gb - Wifi/BT - 2x LVDS Full HD interfaces - 3x USB 2.0 - 1x USB 3.0 - HDMI Out - Mini PCIe - MIPI CSI - 2x CAN - Audio Out i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Evaluation board for creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. Linux dts commit details: commit ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit") Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b - add linux dts commit - drop CONFIG_BOARD_EARLY_INIT_F arch/arm/dts/Makefile | 1 + ...mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi | 51 ++++++ .../stm32mp157a-icore-stm32mp1-edimm2.2.dts | 47 ++++++ .../stm32mp157a-icore-stm32mp1-u-boot.dtsi | 146 ++++++++++++++++++ arch/arm/mach-stm32mp/Kconfig | 20 +++ board/engicam/stm32mp1/Kconfig | 12 ++ board/engicam/stm32mp1/MAINTAINERS | 6 + board/engicam/stm32mp1/Makefile | 10 ++ board/engicam/stm32mp1/spl.c | 48 ++++++ board/engicam/stm32mp1/stm32mp1.c | 125 +++++++++++++++ ...tm32mp15-icore-stm32mp1-edimm2.2_defconfig | 79 ++++++++++ 11 files changed, 545 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi create mode 100644 board/engicam/stm32mp1/Kconfig create mode 100644 board/engicam/stm32mp1/MAINTAINERS create mode 100644 board/engicam/stm32mp1/Makefile create mode 100644 board/engicam/stm32mp1/spl.c create mode 100644 board/engicam/stm32mp1/stm32mp1.c create mode 100644 configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 17cf936a1f..9d13045f21 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -990,6 +990,7 @@ dtb-$(CONFIG_ARCH_STI) += stih410-b2260.dtb dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ + stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ stm32mp157c-ev1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi new file mode 100644 index 0000000000..96fe461235 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-icore-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts new file mode 100644 index 0000000000..ec9f1d1cd5 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-edimm2.2.dts @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-icore-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit"; + compatible = "engicam,icore-stm32mp1-edimm2.2", + "engicam,icore-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&v3v3>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi new file mode 100644 index 0000000000..d62c24d4ce --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-u-boot.dtsi @@ -0,0 +1,146 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include +#include "stm32mp15-u-boot.dtsi" +#include "stm32mp15-ddr3-icore-1x4Gb-1066-binG.dtsi" + +&vddcore { + u-boot,dm-pre-reloc; +}; + +&vdd { + u-boot,dm-pre-reloc; +}; + +&vdd_usb { + u-boot,dm-pre-reloc; +}; + +&vdda { + u-boot,dm-pre-reloc; +}; + +&vdd_ddr { + u-boot,dm-pre-reloc; +}; + +&vtt_ddr { + u-boot,dm-pre-reloc; +}; + +&vref_ddr { + u-boot,dm-pre-reloc; +}; + +&vdd_sd { + u-boot,dm-pre-reloc; +}; + +&v3v3 { + u-boot,dm-pre-reloc; +}; + +&v2v8 { + u-boot,dm-pre-reloc; +}; + +&v1v8 { + u-boot,dm-pre-reloc; +}; + +&rcc { + st,clksrc = < + CLK_MPU_PLL1P + CLK_AXI_PLL2P + CLK_MCU_PLL3P + CLK_PLL12_HSE + CLK_PLL3_HSE + CLK_PLL4_HSE + CLK_RTC_LSE + CLK_MCO1_DISABLED + CLK_MCO2_DISABLED + >; + + st,clkdiv = < + 1 /*MPU*/ + 0 /*AXI*/ + 0 /*MCU*/ + 1 /*APB1*/ + 1 /*APB2*/ + 1 /*APB3*/ + 1 /*APB4*/ + 2 /*APB5*/ + 23 /*RTC*/ + 0 /*MCO1*/ + 0 /*MCO2*/ + >; + + st,pkcs = < + CLK_CKPER_HSE + CLK_FMC_ACLK + CLK_QSPI_ACLK + CLK_ETH_DISABLED + CLK_SDMMC12_PLL4P + CLK_DSI_DSIPLL + CLK_STGEN_HSE + CLK_USBPHY_HSE + CLK_SPI2S1_PLL3Q + CLK_SPI2S23_PLL3Q + CLK_SPI45_HSI + CLK_SPI6_HSI + CLK_I2C46_HSI + CLK_SDMMC3_PLL4P + CLK_USBO_USBPHY + CLK_ADC_CKPER + CLK_CEC_LSE + CLK_I2C12_HSI + CLK_I2C35_HSI + CLK_UART1_HSI + CLK_UART24_HSI + CLK_UART35_HSI + CLK_UART6_HSI + CLK_UART78_HSI + CLK_SPDIF_PLL4P + CLK_FDCAN_PLL4R + CLK_SAI1_PLL3Q + CLK_SAI2_PLL3Q + CLK_SAI3_PLL3Q + CLK_SAI4_PLL3Q + CLK_RNG1_LSI + CLK_RNG2_LSI + CLK_LPTIM1_PCLK1 + CLK_LPTIM23_PCLK3 + CLK_LPTIM45_LSE + >; + + /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */ + pll2: st,pll@1 { + compatible = "st,stm32mp1-pll"; + reg = <1>; + cfg = < 2 65 1 0 0 PQR(1,1,1) >; + frac = < 0x1400 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */ + pll3: st,pll@2 { + compatible = "st,stm32mp1-pll"; + reg = <2>; + cfg = < 1 33 1 16 36 PQR(1,1,1) >; + frac = < 0x1a04 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */ + pll4: st,pll@3 { + compatible = "st,stm32mp1-pll"; + reg = <3>; + cfg = < 3 98 5 7 7 PQR(1,1,1) >; + u-boot,dm-pre-reloc; + }; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 79ffd5191d..5a2123063a 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -77,6 +77,25 @@ config TARGET_ST_STM32MP15x Evalulation board (EV1) or Discovery board (DK1 and DK2). The difference between board are managed with devicetree +config TARGET_ICORE_STM32MP1 + bool "Engicam i.Core STM32MP1 SOM" + select STM32MP15x + imply BOOTCOUNT_LIMIT + imply BOOTSTAGE + imply CMD_BOOTCOUNT + imply CMD_BOOTSTAGE + imply CMD_CLS if CMD_BMP + imply DISABLE_CONSOLE + imply PRE_CONSOLE_BUFFER + imply SILENT_CONSOLE + help + i.Core STM32MP1 is an EDIMM SOM based on STM32MP157A. + + i.Core STM32MP1 EDIMM2.2: + * EDIMM2.2 is a Form Factor Capacitive Evaluation Board. + * i.Core STM32MP1 needs to mount on top of EDIMM2.2 for + creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. + config TARGET_DH_STM32MP1_PDK2 bool "DH STM32MP1 PDK2" select STM32MP15x @@ -177,6 +196,7 @@ config DEBUG_UART_CLOCK default 64000000 endif +source "board/engicam/stm32mp1/Kconfig" source "board/st/stm32mp1/Kconfig" source "board/dhelectronics/dh_stm32mp1/Kconfig" diff --git a/board/engicam/stm32mp1/Kconfig b/board/engicam/stm32mp1/Kconfig new file mode 100644 index 0000000000..e7bccc09fb --- /dev/null +++ b/board/engicam/stm32mp1/Kconfig @@ -0,0 +1,12 @@ +if TARGET_ICORE_STM32MP1 + +config SYS_BOARD + default "stm32mp1" + +config SYS_VENDOR + default "engicam" + +config SYS_CONFIG_NAME + default "stm32mp1" + +endif diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS new file mode 100644 index 0000000000..3230a7a6e8 --- /dev/null +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -0,0 +1,6 @@ +i.Core-STM32MP1-EDIMM2.2 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: board/engicam/stm32mp1 +F: configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig diff --git a/board/engicam/stm32mp1/Makefile b/board/engicam/stm32mp1/Makefile new file mode 100644 index 0000000000..65560df290 --- /dev/null +++ b/board/engicam/stm32mp1/Makefile @@ -0,0 +1,10 @@ +# SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +# +# Copyright (C) 2018, STMicroelectronics - All Rights Reserved +# + +ifdef CONFIG_SPL_BUILD +obj-y += spl.o +else +obj-y += stm32mp1.o +endif diff --git a/board/engicam/stm32mp1/spl.c b/board/engicam/stm32mp1/spl.c new file mode 100644 index 0000000000..79adb5f529 --- /dev/null +++ b/board/engicam/stm32mp1/spl.c @@ -0,0 +1,48 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * Copyright (C) 2020 Engicam S.r.l. + * Copyright (C) 2020 Amarula Solutions(India) + */ + +#include +#include + +/* board early initialisation in board_f: need to use global variable */ +static u32 opp_voltage_mv __section(".data"); + +void board_vddcore_init(u32 voltage_mv) +{ + if (IS_ENABLED(CONFIG_PMIC_STPMIC1) && CONFIG_IS_ENABLED(POWER_SUPPORT)) + opp_voltage_mv = voltage_mv; +} + +int board_early_init_f(void) +{ + return 0; +} + +#ifdef CONFIG_DEBUG_UART_BOARD_INIT +void board_debug_uart_init(void) +{ +#if (CONFIG_DEBUG_UART_BASE == STM32_UART4_BASE) + +#define RCC_MP_APB1ENSETR (STM32_RCC_BASE + 0x0A00) +#define RCC_MP_AHB4ENSETR (STM32_RCC_BASE + 0x0A28) + + /* UART4 clock enable */ + setbits_le32(RCC_MP_APB1ENSETR, BIT(16)); + +#define GPIOG_BASE 0x50008000 + /* GPIOG clock enable */ + writel(BIT(6), RCC_MP_AHB4ENSETR); + /* GPIO configuration for ST boards: Uart4 TX = G11 */ + writel(0xffbfffff, GPIOG_BASE + 0x00); + writel(0x00006000, GPIOG_BASE + 0x24); +#else + +#error("CONFIG_DEBUG_UART_BASE: not supported value") + +#endif +} +#endif diff --git a/board/engicam/stm32mp1/stm32mp1.c b/board/engicam/stm32mp1/stm32mp1.c new file mode 100644 index 0000000000..8bf9c9c67d --- /dev/null +++ b/board/engicam/stm32mp1/stm32mp1.c @@ -0,0 +1,125 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * Copyright (C) 2020 Engicam S.r.l. + * Copyright (C) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include +#include +#include +#include +#include +#include +#include + +DECLARE_GLOBAL_DATA_PTR; + +int checkboard(void) +{ + char *mode; + const char *fdt_compat; + int fdt_compat_len; + + if (IS_ENABLED(CONFIG_TFABOOT)) + mode = "trusted"; + else + mode = "basic"; + + printf("Board: stm32mp1 in %s mode", mode); + fdt_compat = fdt_getprop(gd->fdt_blob, 0, "compatible", + &fdt_compat_len); + if (fdt_compat && fdt_compat_len) + printf(" (%s)", fdt_compat); + puts("\n"); + + return 0; +} + +/* board dependent setup after realloc */ +int board_init(void) +{ + /* address of boot parameters */ + gd->bd->bi_boot_params = STM32_DDR_BASE + 0x100; + + if (IS_ENABLED(CONFIG_DM_REGULATOR)) + regulators_enable_boot_on(_DEBUG); + + return 0; +} + +int board_late_init(void) +{ + return 0; +} + +enum env_location env_get_location(enum env_operation op, int prio) +{ + u32 bootmode = get_bootmode(); + + if (prio) + return ENVL_UNKNOWN; + + switch (bootmode & TAMP_BOOT_DEVICE_MASK) { + case BOOT_FLASH_SD: + case BOOT_FLASH_EMMC: + if (CONFIG_IS_ENABLED(ENV_IS_IN_MMC)) + return ENVL_MMC; + else if (CONFIG_IS_ENABLED(ENV_IS_IN_EXT4)) + return ENVL_EXT4; + else + return ENVL_NOWHERE; + + case BOOT_FLASH_NAND: + case BOOT_FLASH_SPINAND: + if (CONFIG_IS_ENABLED(ENV_IS_IN_UBI)) + return ENVL_UBI; + else + return ENVL_NOWHERE; + + case BOOT_FLASH_NOR: + if (CONFIG_IS_ENABLED(ENV_IS_IN_SPI_FLASH)) + return ENVL_SPI_FLASH; + else + return ENVL_NOWHERE; + + default: + return ENVL_NOWHERE; + } +} + +const char *env_ext4_get_intf(void) +{ + u32 bootmode = get_bootmode(); + + switch (bootmode & TAMP_BOOT_DEVICE_MASK) { + case BOOT_FLASH_SD: + case BOOT_FLASH_EMMC: + return "mmc"; + default: + return ""; + } +} + +const char *env_ext4_get_dev_part(void) +{ + static char *const dev_part[] = {"0:auto", "1:auto", "2:auto"}; + u32 bootmode = get_bootmode(); + + return dev_part[(bootmode & TAMP_BOOT_INSTANCE_MASK) - 1]; +} + +int mmc_get_env_dev(void) +{ + u32 bootmode = get_bootmode(); + + return (bootmode & TAMP_BOOT_INSTANCE_MASK) - 1; +} + +#if defined(CONFIG_OF_BOARD_SETUP) +int ft_board_setup(void *blob, struct bd_info *bd) +{ + return 0; +} +#endif diff --git a/configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig b/configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig new file mode 100644 index 0000000000..2bfaf65d3c --- /dev/null +++ b/configs/stm32mp15-icore-stm32mp1-edimm2.2_defconfig @@ -0,0 +1,79 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_ICORE_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-icore-stm32mp1-edimm2.2" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y From patchwork Mon Mar 15 17:32:52 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1690 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E82F73F137 for ; Mon, 15 Mar 2021 18:33:45 +0100 (CET) Received: by mail-pj1-f72.google.com with SMTP id h17sf7204137pjz.3 for ; Mon, 15 Mar 2021 10:33:45 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829624; cv=pass; d=google.com; s=arc-20160816; b=OGXy6RxcfNE0Bn44ekKvMrMRxZBIboX6L3M3P0JbjRNBpZskj3yBnngFM80chrAuCr TJ9Nxj+j0HUzrwyGZp4CiJqZ/vyvi6VaSj8VnTqJYjYRAXjfayXhH4KXwwrcY6yxDbz5 f3K940KB8JEzlcWeZENx8wpEo7sj/aIUOxLttgJYD1TUtHAUDrtQb9oTtzpnby6kWDPW gvxQB7MJo2Giesne2AeOlkTQ6nsqDPAiJn/3n8wTFcVuQ3SJnijWdgsA04gTJG4Oae2/ GOX4FoDQ0JLtYAOsCCmxb9FjxDm5AOwYc+BOLmY+GoflB8eQ74YUDRpZr3sip7xxT8H/ yOfQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9Wzjkve4CPnZ8Kc3f/ai9+yVHJdB4Uaz4uyLzG/YnYQ=; b=Jw0ZC5OnoMOqwMkUgBYi3/4xOnucQHWQTrYWvrdg7OHEllxm0lb2BebyLLuaDTJ6BP 1Y5ZSBooQ65bageO37ujsNsXI9sDZqblejLgOslkZxr5bdsQvOb0cbGsSRSt/Z+GEX+x mGjMfwU6lZW2d2XA0e6A3qaIRBVp/Nin2dNnP0qMtY/2B5jNO33aL9wwztT3UO6vdJtW O3gMf1GGFLM4h/zCRGQ0VlHpEAXhFGTHgtcRloVqEhgNaSmHSOP8lVqEStfjhs0aZ0HP 6sBu4bfuHIKHa1ZFoF1pZ3mGvqCgkabtCdKyeiz9LfB63yx/zfP1kfHjmAd11JmurG1E 5UVA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pwDDwepg; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=9Wzjkve4CPnZ8Kc3f/ai9+yVHJdB4Uaz4uyLzG/YnYQ=; b=nZ2vy+OzEBaq9kVNCGw3L7oGQGT9qRtptkvpGlW/tKISQennZqZ/0ul1p7oH8KAw1f Djd3W4KfAuyK9aKXx2g94VLteYtHOtTgwye49+i5BFfutP+cKM05XroUv7hrQf9hBsJc FwQR8BAkr+TUHQ7RiFk16JILSIRRPzPtoBIwg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=9Wzjkve4CPnZ8Kc3f/ai9+yVHJdB4Uaz4uyLzG/YnYQ=; b=Pqwq4VY/bfV1AQYnuScNDkxLoUxj53b6s84L+f/CHW/nGubcsZq8xXFVbLbEHrEUvt F2s9LGwSxFFzZQ350y+wk5uWadzVN04ucwl11ECx973VON8WP/dzD5iMel8Z2DR/K6aL 9pdnHbZKwEBTC1Pz1WW0vabjs57o+Baz2XWT7tfg1BD3lMnpSKmv4ODNeTRGvFY7U7mN 5CHI1YWn3gWQ8jbR4C0Rxg64lKpnbMvbCtSxUJll5EY1bu3kZ5GqPvHdVhs1bEsXrGes 54VQr5aVLNhfrjt/WWTF6CzGpUjqOcV5DR7y+wd3qIhjDNRc8Zr4aMuW3qbu7xwdkYOB dNZg== X-Gm-Message-State: AOAM533+U67orgWDtFyKgz9H0RFAjhShJHV10y/vhc/c/6rRC47VtAb9 GPS1Na+gZDU6BHwszlg+4SfBymJG X-Google-Smtp-Source: ABdhPJwwAMiJlA18ysHWeG3nvkGFJBra4vhK3HD7qGZdwec41QNQ1ibRGnGxzkyNdHkk+YA1MvO74A== X-Received: by 2002:a17:90a:7103:: with SMTP id h3mr199307pjk.82.1615829624624; Mon, 15 Mar 2021 10:33:44 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:1b43:: with SMTP id b3ls6465250pgm.11.gmail; Mon, 15 Mar 2021 10:33:44 -0700 (PDT) X-Received: by 2002:a63:1e47:: with SMTP id p7mr199523pgm.133.1615829623959; Mon, 15 Mar 2021 10:33:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829623; cv=none; d=google.com; s=arc-20160816; b=C7FHaOBDmykj0WlMu/5PUo+sOwJ3Ku53rXV+M63vhberls5KVbG2he6nLYcW0ChjhG LxCDpticdYqdLAPhZPaEeimrVJiC1Kwh05iHFjQtTpOSWs7WXGjZpX/PvOYMU1XVnciF 27WyVeMmgrdqMjkkm+rAmm2q+fr+KRMBLvBphL/S2EuJFQqr9NXzsQQYblzRecNXajt5 iYEpo2wzzGcNSemUhGAFR7ZEDJWeqfeNUBIINOXKi6yYnuLAWGXRMe5vKdhctxoqeDIH vN5mLHjSqeiccFR0wdViKAs5uCQXfrWtFhHVRU1I/TEWI5XBot9iOFxk3vVJPTcJZ+eF b5Wg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=rfgLajO8EZBmhhXrc+dTaz4Ihr7Kvmgvs9Hf25134Ss=; b=SwXMoUDwwVdKGf92Q2wvVmbXfmbJhRbENC+Wa0swyMenuasBoFnIcggsiFpXHWutSH mHhijPLJmZxeoPVcqSJ9GqCzNz3NNksZVART3OJvB9nPDkpBMEF+VIAu3RuQQq3R+E0N ZpTLOeHe8WFhhmUGXvRHAQK3YJRaPEhgxn26xCI+vpW/DEvjy1YDwpWEjRXGn0Rv+vvA AFHCLSPZDNf4CbYWKBZ6GefEtK/Kd3TfCN4OBX+p3QDW2P1/lUCZmOMSmolyo1ZCDGt1 M/6GB1Azf/iU/WfKzlT3MJutOL6zNK4PrQaeZL906xgHuaHNgv8pXY8tEjMyZPC86NhB 6inQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pwDDwepg; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w126sor6574082pfw.75.2021.03.15.10.33.43 for (Google Transport Security); Mon, 15 Mar 2021 10:33:43 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a65:57cf:: with SMTP id q15mr212017pgr.380.1615829623639; Mon, 15 Mar 2021 10:33:43 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:43 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 5/9] board: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0 Date: Mon, 15 Mar 2021 23:02:52 +0530 Message-Id: <20210315173256.103731-6-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pwDDwepg; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam C.TOUCH 2.0 is an EDIMM compliant general purpose Carrier board. Genaral features: - Ethernet 10/100 - Wifi/BT - USB Type A/OTG - Audio Out - CAN - LVDS panel connector i.Core STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. i.Core STM32MP1 needs to mount on top of this Carrier board for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. Linux dts commit details: commit <6ca2898df59f> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0") Add support for it. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b - add linux dts commit - drop CONFIG_BOARD_EARLY_INIT_F arch/arm/dts/Makefile | 1 + ...2mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi | 51 ++++++++++++ .../stm32mp157a-icore-stm32mp1-ctouch2.dts | 47 +++++++++++ arch/arm/mach-stm32mp/Kconfig | 5 ++ board/engicam/stm32mp1/MAINTAINERS | 6 ++ ...stm32mp15-icore-stm32mp1-ctouch2_defconfig | 79 +++++++++++++++++++ 6 files changed, 189 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts create mode 100644 configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 9d13045f21..ce4521b891 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -990,6 +990,7 @@ dtb-$(CONFIG_ARCH_STI) += stih410-b2260.dtb dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-dk1.dtb \ stm32mp157a-avenger96.dtb \ + stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi new file mode 100644 index 0000000000..96fe461235 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-icore-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts new file mode 100644 index 0000000000..d3058a036c --- /dev/null +++ b/arch/arm/dts/stm32mp157a-icore-stm32mp1-ctouch2.dts @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-icore-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam i.Core STM32MP1 C.TOUCH 2.0"; + compatible = "engicam,icore-stm32mp1-ctouch2", + "engicam,icore-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&v3v3>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 5a2123063a..15c832b16b 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -96,6 +96,11 @@ config TARGET_ICORE_STM32MP1 * i.Core STM32MP1 needs to mount on top of EDIMM2.2 for creating complete i.Core STM32MP1 EDIMM2.2 Starter Kit. + i.Core STM32MP1 C.TOUCH 2.0 + * C.TOUCH 2.0 is a general purpose Carrier board. + * i.Core STM32MP1 needs to mount on top of this Carrier board + for creating complete i.Core STM32MP1 C.TOUCH 2.0 board. + config TARGET_DH_STM32MP1_PDK2 bool "DH STM32MP1 PDK2" select STM32MP15x diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index 3230a7a6e8..62c6925c8d 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -1,3 +1,9 @@ +i.Core-STM32MP1-CTOUCH2.0 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig + i.Core-STM32MP1-EDIMM2.2 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig b/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig new file mode 100644 index 0000000000..55f9fb9427 --- /dev/null +++ b/configs/stm32mp15-icore-stm32mp1-ctouch2_defconfig @@ -0,0 +1,79 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_ICORE_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-icore-stm32mp1-ctouch2" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y From patchwork Mon Mar 15 17:32:53 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1691 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 6B46F3F137 for ; Mon, 15 Mar 2021 18:33:49 +0100 (CET) Received: by mail-pf1-f200.google.com with SMTP id f65sf1766799pfa.13 for ; Mon, 15 Mar 2021 10:33:49 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829627; cv=pass; d=google.com; s=arc-20160816; b=smjPLKpvCHtO4pI0A8QgqVxOC4rWm5dbU7ytQ83EimcyQhPvB1KKhJJcFEnvX8b9QV 0+PMvsZxUzLcEPx8q3Tu4c8eOY9h0DExZxMhq055Gt+K/npZWlsAlvsO2srAdlSBRu/l 6v4PaKJr0+NrbTjxnh4/DOpp9viwyYB1597Ep/TUTOYzH8WvD4M1gH73bcxRq9b/AlIn Wc1wkjIw7EoD0Jbt0GlECpD8g65H0oslIjHxCy0BGRwvitSwFGl/0V/LdkqwVY56ciHJ C1jYfivcyb0QkdSx+oUoU0xQ2Gs9p33O2kJ8tmvlf/hFjWBJZAQFpWH5lEYJ/jV7jBea QIzQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ySZ6jLcvcC1xUE97YkzgCm1g/sgCQTeQbqOfOxv27uU=; b=KXktmrEWgbyhL9lmonB4hLHpj8UfQJSTHY6UaJKD5TWWwIESvd2B22NB84cYHQhxRF 6fKPJF6hjoOCdovk/7PvH4KbtxOVOgvsZWIqL9TN7HajUp4Fqbm9FaLmMzYDrGJziawy bE3jHGJQ+6g/mxbtiT7NAIZcNCVSQ0iPgfkj4SNDTlVKwKEfO8t0s3kXvLBzQdcoIO+a m47CPuNxnqe0JHzsAv0mq9+E4AEmWQTsRRjIg4Y3RgGiuFfa2hncRBzoDKvkJ7rZmhUj 0wuKHmvcsuBlj088/EdOdLUsIwNcaL3mfCp43XrhdmYs1umRM3ZCstqW2LOtOeVQY9C6 0HFQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PpARVwL2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=ySZ6jLcvcC1xUE97YkzgCm1g/sgCQTeQbqOfOxv27uU=; b=ZmPcoSazPWpA8O0dAB4tmIG2qRoCQpR5F8TysCGs9ICq6RjmpNRMD45EEkdnIXbStK ysiw2LGF1B73jzm5qLDHIpeJMsE9X8VlD3F3dlSPzuRkUOdutBRig1jx34qUb5UsbBXA xvf3AnquDRUPSNa9LMBlFarZSqadtT4CTI0bM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=ySZ6jLcvcC1xUE97YkzgCm1g/sgCQTeQbqOfOxv27uU=; b=FnxicRcXOPgb1Hksqsi3KzMAy4t5JicIHAXOWHaRfkwrL5AuihtL/FcAYYhumFfk/a 6qRCoYp6AmJN+H1qX14ud+z3KNMAhi7bnCiUAl9UHu2oqgOgApPh7PS7dvZFO7dsxkAe Ybwwp+dxbLJB03T0YViLhWcrBevH2C0EKdWkw5/1mZcosW7LHGHCvwW29xN/moWsnpx9 xcmoztEB3kIrvIjjkM+tD/tg5tNiW3E9i6VZZ7RWf0A5U07ZcuZ6rpi839EMrMfASVLo /zrww3iGtYSncDuIbxIdPXuAGRQOPzUryWEbrtn748CVlaZZR3ip4pttZsWPzz/nphIB kbSw== X-Gm-Message-State: AOAM530YTDFBIjYvNgdLgWFs5qAYwo0MR15LfUl/aLot3T1BVHYsbh8j YGeNWoxvlCbk8MU+0FhhMwYZUk5H X-Google-Smtp-Source: ABdhPJyiWcK2oZjcZJTAveXIYaBKbOqVzSA6mPXlp4GlZt/bZ5Uu2oW3Wbai1+JmOpM4h861trSvCA== X-Received: by 2002:a17:90b:a0d:: with SMTP id gg13mr164351pjb.29.1615829627651; Mon, 15 Mar 2021 10:33:47 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:d293:: with SMTP id t19ls2152204plc.0.gmail; Mon, 15 Mar 2021 10:33:47 -0700 (PDT) X-Received: by 2002:a17:90a:c587:: with SMTP id l7mr149530pjt.115.1615829627036; Mon, 15 Mar 2021 10:33:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829627; cv=none; d=google.com; s=arc-20160816; b=xKH2bXgkYN/08hQZo9hVhQtbpGW4x9zFvfR3+vxHkdusvQUC+u3NTtqpq9moUg1RZv TCT2Ro8Qs1midDe18wkuitELRTkm8q2GCecvCE/UvGi2oHkGaTXqrH3DNxr5RciGmJxS +OXlfeOSIgPWWY1Tivjlek2fKmot1ogMUWpe6eQmdEmfsAlkm7Z9N+NCVUSdgIo5RJcx IrXf7ovD422wIcK+rSN/I/tL8AQ+XnHNa84CcqQ015JdE/XgS85jTNBHL0P+ntdSqd+E 2h0F+coOWH+U1dl8cdsiZvotO9tisc7MLu1tZdXuv700ndhRUtM9CKnOIckpS9WjE16b cfcQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=pKr0+636Qf0mzm66gnuBcdVZr78JPLXLqmlnaLTR/rw=; b=EOOJBJ+YhKfKNUL8276jUiPTeQ/A2mMuMP46dvjvjiF4aKeNrRLeIzET6We/E8S2iZ qW+S5M/MyCiO0wZ/M+ZnteKlyb3mkaOTgcTvcYuR0w0BE4Vz/ppEyEwSsd5q5QMfoXGk hEY3F4ma8FezttNTRopZsh4j8yAxabfmgmvmFrzgfBTvQa/Jx+c6bW11RVSb1L0iR0dK zf2Dg68feawN9xTjvwylXacJ+9ccwsBOPPalW+BPKFs8udq/Nl3eCw9jExw70Rr4hBNr ieyH3gNqkkTDgvVbPCbCQ3YD8pofNy8rFEcRiuUq0f466u+GffYIsIxMIZqftTuqN8hj h42Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PpARVwL2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q3sor6526747pgp.70.2021.03.15.10.33.47 for (Google Transport Security); Mon, 15 Mar 2021 10:33:47 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a65:458f:: with SMTP id o15mr191173pgq.111.1615829626775; Mon, 15 Mar 2021 10:33:46 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:46 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 6/9] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 Micro SoM Date: Mon, 15 Mar 2021 23:02:53 +0530 Message-Id: <20210315173256.103731-7-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PpARVwL2; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. General features: - STM32MP157AAC - Up to 1GB DDR3L-800 - 512MB Nand flash - I2S MicroGEA STM32MP1 needs to mount on top of Engicam MicroDev carrier boards for creating complete platform solutions. Linux dts commit details: commit <0be81dfaeaf8> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 SoM") Add support for it. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b - add linux dts commit - drop CONFIG_BOARD_EARLY_INIT_F .../dts/stm32mp157a-microgea-stm32mp1.dtsi | 148 ++++++++++++++++++ 1 file changed, 148 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi new file mode 100644 index 0000000000..0b85175f15 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1.dtsi @@ -0,0 +1,148 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,microgea-stm32mp1", "st,stm32mp157"; + + memory@c0000000 { + device_type = "memory"; + reg = <0xc0000000 0x10000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + mcuram2: mcuram2@10000000 { + compatible = "shared-dma-pool"; + reg = <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible = "shared-dma-pool"; + reg = <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible = "shared-dma-pool"; + reg = <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible = "shared-dma-pool"; + reg = <0x10042000 0x4000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible = "shared-dma-pool"; + reg = <0x30000000 0x40000>; + no-map; + }; + + retram: retram@38000000 { + compatible = "shared-dma-pool"; + reg = <0x38000000 0x10000>; + no-map; + }; + }; + + vin: regulator-vin { + compatible = "regulator-fixed"; + regulator-name = "vin"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; + + vddcore: regulator-vddcore { + compatible = "regulator-fixed"; + regulator-name = "vddcore"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vdd: regulator-vdd { + compatible = "regulator-fixed"; + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vddq_ddr: regulator-vddq-ddr { + compatible = "regulator-fixed"; + regulator-name = "vddq_ddr"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + vin-supply = <&vin>; + }; +}; + +&dts { + status = "okay"; +}; + +&fmc { + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&fmc_pins_a>; + pinctrl-1 = <&fmc_sleep_pins_a>; + status = "okay"; + + nand-controller@4,0 { + status = "okay"; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; +}; + +&ipcc { + status = "okay"; +}; + +&iwdg2{ + timeout-sec = <32>; + status = "okay"; +}; + +&m4_rproc{ + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>; + mbox-names = "vq0", "vq1", "shutdown"; + interrupt-parent = <&exti>; + interrupts = <68 1>; + status = "okay"; +}; + +&rng1 { + status = "okay"; +}; + +&rtc{ + status = "okay"; +}; + +&vrefbuf { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + vdda-supply = <&vdd>; + status = "okay"; +}; From patchwork Mon Mar 15 17:32:54 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1692 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C53DF3F137 for ; Mon, 15 Mar 2021 18:33:52 +0100 (CET) Received: by mail-pf1-f200.google.com with SMTP id x197sf18704533pfc.18 for ; Mon, 15 Mar 2021 10:33:52 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829631; cv=pass; d=google.com; s=arc-20160816; b=Lz12W13t2dMu+CSyrvqzRPOOCy22Hb1s1yAMfCxzW2MwPMrPKqrB/idm/IzlSvQ3Bs C1oss3K272NuTD1n37x38JuOQ7G62rxYmW7a/ChtC5fBvCb0IRrY4P6q4aowAhlbtKeK JkoPhpGjhCpm+o4k8xR1TvvA9QIXyobuQgZv28J+6aIljBMuacy1tW8edsI34hE2fWv5 v0edkwjfVWXLJt4AZHEGhre4q9O6eeT5BjXjmfWcOzm38CBUUVvLcy/X+LfDV9lBXzil QszEot4bR+zcX6GDd+0jEnyqn5Gr6J0XQoyBL1TCb8GZFwL1IRWwBZEcc2Kf8qfOJMpm Bagw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=H5HBnlAv34kCjEmEGmqwYb8pL/w/4f6TAnJQjXgCs14=; b=LhkFwXFM1aN+sAWCY0XEF0Ly7xkHRu+m/THn8g4CbQhvQUq6kdfdMnT9mcRQNKGOgG dgSyCiCL8Z++GkM78w2VPDfhm9cXdBfkqQA9RTwS8cyena+E8/S6w1dRWDa0U6N2X+Q1 JvoNU8MOv6oLk8WMNI7tf89CPCAoOGvcdqBejGQY8yhEu/jXO7FTosEuuvLKMn9QoZnG +2gfutEUS2Fr1omgKrI+ftYMwO89rYiu/ZyeMXDstsaBJqiRNi7KsnuhoPqUlAJIVFNp E+74veVIhfbCNuWlYIgXd9WmDkXfYZdKxv13HkxVeITnHPg5/P/QQ6+93Z3B3zb3+TKL qjoQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Lmt073UU; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=H5HBnlAv34kCjEmEGmqwYb8pL/w/4f6TAnJQjXgCs14=; b=Kkt+VXfkzD4CHwEuADxoOSKQKWtP2hKDGLL6o+pe46NAzrqy3pi8jLv6RdDck6slD1 JAI4g6ObnauhIgY3cHcu87R5SkHiNvcumKgwFewx7iB2Nak1uGteGBvKwTm8NFOpjBxK SdhXirlmDYCkVzkbHKexjcexCO61/CPl3ETTg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=H5HBnlAv34kCjEmEGmqwYb8pL/w/4f6TAnJQjXgCs14=; b=syOIOOSzweQv+03RUPAnEnXsMsJc2f5yCbu7X+Sc0W2kfa6ADe/S9TvTL2jqK9OfkV qzBWCRjiq6ddlZ0dS2AZglmkgaz4wyRekuovi3WKUsOMxQI1CnLrsPb33vcZHiAI0wzY 9rej47CeB3WBKcIjIFnpojkHhUDB5xqqGs4pm125yGdTqA5KhaMtNSJNj10ma9dgprEq 61BvKQDXPqZUzYWWrn3rh6/DYxahxXWYJbzVcakObn4PoOztc3YzUFSuaeF0D2f0UFbS TX2ZdW4ROgSf+xDVe+mhODbAj73DMmnr9YhFBLR97CPCYM7qqA8qdAQMAkwmVfq+jSpi PpPg== X-Gm-Message-State: AOAM532zSLvY8NA1go9MOvj7odNv/+jqi8WueluLDk+KU/pZGQDZjg6E XFDTTpmHPmdfJ9DiiwTs2BsZPpi2 X-Google-Smtp-Source: ABdhPJxGuEf9dxQftIiIPwSFqWOm5Fu6BLQJSI3IJdzmS2Uc2a/KBnoDqpr4gp/F1LoWKxhptmOZpQ== X-Received: by 2002:a63:2d45:: with SMTP id t66mr164363pgt.449.1615829631590; Mon, 15 Mar 2021 10:33:51 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:902:c40a:: with SMTP id k10ls9109652plk.2.gmail; Mon, 15 Mar 2021 10:33:51 -0700 (PDT) X-Received: by 2002:a17:90a:bf07:: with SMTP id c7mr182741pjs.15.1615829630900; Mon, 15 Mar 2021 10:33:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829630; cv=none; d=google.com; s=arc-20160816; b=p3K7xtQxsESd5JKIAzSIQ2AC3EHo2/gNJBvuT64tj5xlI5X+jorBm+8JFC6ptbFNcm h8mk3VTG+sDwW52lNbA2pbEewejUWNXh4pcQVGbwqimGoOgj8nylv+iD4jCWmr/20ps1 PHdOxBBAVHQeHi/7DlQJ2JhVMfEHO3xaiP8QKPpZtxkaxxR7v6+M75hFN7ifrGxLURkm xOjzFWfCKjbfBZojM0svSXIcI5lAItIWVjvEnnWj28m5Ne82sqQIRS2mRSPURreCDI6w etCRUJjc/cG81e7HABhtWTc+6dKUhrgaXKiaPrqhTPm6zQjAM7AtsNN5hCCeBT+Z+n0u 1IUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2alwYsCLSbgRJTMQhSbuA7l9cHny3FadA8wHfPLCS94=; b=pHt2MFoEe29YWSO7N8O6lDn4U/LOTksFbg3NVbtZ5IO2bdCx4ARhGFI8i/SGfTW2mi QEZ9Ms6kd1xgjCLbX8rTF5H2eEsz3wrWXZVoW5AiZ8E2d28i8kLy3HEfitiMNsOZnzoA o3N+8nR4dDXjaExnlTQgXBWlQFdcb3NzJ3fc+I35+Mu1lAdQYDkUJzj2rAbWozoEGKRY q0CStqcMkRnhVNFEO4cPfMIxbca09YO8YreJzV4q7lByO5qMiIreMIQPgoCv7h311i5n TwuobqIdyYaqh0Kvq1d848CdWWYvPZaSyKp5/j00cDsrcRF2yAP3XTn4lg+9pcPvHFhw NQ6Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Lmt073UU; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id v21sor6343549pfc.2.2021.03.15.10.33.50 for (Google Transport Security); Mon, 15 Mar 2021 10:33:50 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:aa7:9081:0:b029:1f9:26c9:1609 with SMTP id i1-20020aa790810000b02901f926c91609mr25292260pfa.54.1615829630626; Mon, 15 Mar 2021 10:33:50 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:50 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 7/9] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 1X4Gb DDR3 Date: Mon, 15 Mar 2021 23:02:54 +0530 Message-Id: <20210315173256.103731-8-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Lmt073UU; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Engicam MicroGEA STM32MP1 Micro SOM has mounted 1x4Gb DDR3 which has 16bits width 533Mhz frequency. Add DDR configurations via dtsi. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki --- Changes for v2: - collect Patrice r-b ...m32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi | 121 ++++++++++++++++++ 1 file changed, 121 insertions(+) create mode 100644 arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi diff --git a/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi new file mode 100644 index 0000000000..950f292abb --- /dev/null +++ b/arch/arm/dts/stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi @@ -0,0 +1,121 @@ +// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause +/* + * Copyright (C) 2018, STMicroelectronics - All Rights Reserved + * + * STM32MP157C DK1/DK2 BOARD configuration + * 1x DDR3L 4Gb, 16-bit, 533MHz. + * Reference used NT5CC256M16DP-DI from NANYA + * + * DDR type / Platform DDR3/3L + * freq 533MHz + * width 16 + * datasheet 0 = MT41J256M16-187 / DDR3-1066 bin G + * DDR density 4 + * timing mode optimized + * Scheduling/QoS options : type = 2 + * address mapping : RBC + * Tc > + 85C : N + */ +#define DDR_MEM_COMPATIBLE ddr3-microgea-1066-888-bin-g-1x4gb-533mhz +#define DDR_MEM_NAME "DDR3-1066/888 bin G 1x4Gb 533MHz v1.45" +#define DDR_MEM_SPEED 533000 +#define DDR_MEM_SIZE 0x20000000 + +#define DDR_MSTR 0x00041401 +#define DDR_MRCTRL0 0x00000010 +#define DDR_MRCTRL1 0x00000000 +#define DDR_DERATEEN 0x00000000 +#define DDR_DERATEINT 0x00800000 +#define DDR_PWRCTL 0x00000000 +#define DDR_PWRTMG 0x00400010 +#define DDR_HWLPCTL 0x00000000 +#define DDR_RFSHCTL0 0x00210000 +#define DDR_RFSHCTL3 0x00000000 +#define DDR_RFSHTMG 0x0081008B +#define DDR_CRCPARCTL0 0x00000000 +#define DDR_DRAMTMG0 0x121B2414 +#define DDR_DRAMTMG1 0x000A041C +#define DDR_DRAMTMG2 0x0608090F +#define DDR_DRAMTMG3 0x0050400C +#define DDR_DRAMTMG4 0x08040608 +#define DDR_DRAMTMG5 0x06060403 +#define DDR_DRAMTMG6 0x02020002 +#define DDR_DRAMTMG7 0x00000202 +#define DDR_DRAMTMG8 0x00001005 +#define DDR_DRAMTMG14 0x000000A0 +#define DDR_ZQCTL0 0xC2000040 +#define DDR_DFITMG0 0x02060105 +#define DDR_DFITMG1 0x00000202 +#define DDR_DFILPCFG0 0x07000000 +#define DDR_DFIUPD0 0xC0400003 +#define DDR_DFIUPD1 0x00000000 +#define DDR_DFIUPD2 0x00000000 +#define DDR_DFIPHYMSTR 0x00000000 +#define DDR_ADDRMAP1 0x00070707 +#define DDR_ADDRMAP2 0x00000000 +#define DDR_ADDRMAP3 0x1F000000 +#define DDR_ADDRMAP4 0x00001F1F +#define DDR_ADDRMAP5 0x06060606 +#define DDR_ADDRMAP6 0x0F060606 +#define DDR_ADDRMAP9 0x00000000 +#define DDR_ADDRMAP10 0x00000000 +#define DDR_ADDRMAP11 0x00000000 +#define DDR_ODTCFG 0x06000600 +#define DDR_ODTMAP 0x00000001 +#define DDR_SCHED 0x00000C01 +#define DDR_SCHED1 0x00000000 +#define DDR_PERFHPR1 0x01000001 +#define DDR_PERFLPR1 0x08000200 +#define DDR_PERFWR1 0x08000400 +#define DDR_DBG0 0x00000000 +#define DDR_DBG1 0x00000000 +#define DDR_DBGCMD 0x00000000 +#define DDR_POISONCFG 0x00000000 +#define DDR_PCCFG 0x00000010 +#define DDR_PCFGR_0 0x00010000 +#define DDR_PCFGW_0 0x00000000 +#define DDR_PCFGQOS0_0 0x02100C03 +#define DDR_PCFGQOS1_0 0x00800100 +#define DDR_PCFGWQOS0_0 0x01100C03 +#define DDR_PCFGWQOS1_0 0x01000200 +#define DDR_PCFGR_1 0x00010000 +#define DDR_PCFGW_1 0x00000000 +#define DDR_PCFGQOS0_1 0x02100C03 +#define DDR_PCFGQOS1_1 0x00800040 +#define DDR_PCFGWQOS0_1 0x01100C03 +#define DDR_PCFGWQOS1_1 0x01000200 +#define DDR_PGCR 0x01442E02 +#define DDR_PTR0 0x0022AA5B +#define DDR_PTR1 0x04841104 +#define DDR_PTR2 0x042DA068 +#define DDR_ACIOCR 0x10400812 +#define DDR_DXCCR 0x00000C40 +#define DDR_DSGCR 0xF200011F +#define DDR_DCR 0x0000000B +#define DDR_DTPR0 0x38D488D0 +#define DDR_DTPR1 0x098B00D8 +#define DDR_DTPR2 0x10023600 +#define DDR_MR0 0x00000840 +#define DDR_MR1 0x00000000 +#define DDR_MR2 0x00000208 +#define DDR_MR3 0x00000000 +#define DDR_ODTCR 0x00010000 +#define DDR_ZQ0CR1 0x00000038 +#define DDR_DX0GCR 0x0000CE81 +#define DDR_DX0DLLCR 0x40000000 +#define DDR_DX0DQTR 0xFFFFFFFF +#define DDR_DX0DQSTR 0x3DB02000 +#define DDR_DX1GCR 0x0000CE81 +#define DDR_DX1DLLCR 0x40000000 +#define DDR_DX1DQTR 0xFFFFFFFF +#define DDR_DX1DQSTR 0x3DB02000 +#define DDR_DX2GCR 0x0000CE80 +#define DDR_DX2DLLCR 0x40000000 +#define DDR_DX2DQTR 0xFFFFFFFF +#define DDR_DX2DQSTR 0x3DB02000 +#define DDR_DX3GCR 0x0000CE80 +#define DDR_DX3DLLCR 0x40000000 +#define DDR_DX3DQTR 0xFFFFFFFF +#define DDR_DX3DQSTR 0x3DB02000 + +#include "stm32mp15-ddr.dtsi" From patchwork Mon Mar 15 17:32:55 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1693 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f69.google.com (mail-pj1-f69.google.com [209.85.216.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A49753F137 for ; Mon, 15 Mar 2021 18:33:56 +0100 (CET) Received: by mail-pj1-f69.google.com with SMTP id l17sf13975343pjt.2 for ; Mon, 15 Mar 2021 10:33:56 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829635; cv=pass; d=google.com; s=arc-20160816; b=p08+DN7kpRnfb1TqUtH4sfFcGvkfICTrhC0FG1alVgaFYmsTBndm2oGD3xLbbf5heb g0eQZaIwS/fRTFMxbguhv2jb16r+n4KRt5po4KjqpIY3Q0928Uo+DPEVh0bXfTI3Jcs9 Wi5V5PT31Zn1gfUqVsjnnLvH81r35urvx15RQuBXMLl8aiqi0JJVrZTGXQx5M7GRWzu+ TOikbuULXt0C0/00rzBvVN1UiEzUWsTRW5bzo51pf4ny2kPG4JC2LRd+ZWMUN1WKIMqg 5UY1tjFS9XeO8//NBgoSvdxXajUmjmf9mhJT/1XapuJLmQoXvJswqmn5+xyKRXk9PywL G8CA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=eCaC0yUa/cKgp6WeqQwXEF8HGuv6jnbEioou8VVOXr4=; b=R1zrKfo6Twtlb7yRPJP0PxKrLrOPKIPNodtdkTpYya8OU1e2fuINlF/qAz6ky8vaJx ZQKv+vjX3DW9DycrBbzKt9kA1zsZWJDA+rVPBxi4Q/OvBh0eLd12HBOLGM6bagLOMUtE K7L6tMBw0gpWSa4sQyQ+J5o3I1h6JIhA8o6OMWct7Goct9qXldql276DfOYYtNpFCSHU XEJcXGJ5WTztlYsAcBy+cAhg+KdLSy5k26DhCNHVBDENXRBz/ngZ/3MzltfrkJJDYONu hXfttmkf+Q3EXvH/Js9SA6l/ois88YOVvqkTyVt+zFKcii2kuq8giCohFbNMadJtJjmv BrRA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PTYLccXy; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=eCaC0yUa/cKgp6WeqQwXEF8HGuv6jnbEioou8VVOXr4=; b=BWkp+9KiEJmKP3B4VcOMqdaFAfY8ERhljPx0HX1ycI/BaneKREGl2PiWCaQe02aAiO HT8MPRzriZuM8mSmKx4whG75rVSUZAjdmBgv5kUGiOILKrLaEojT1rbQwk8LrVzK+cIj UOS6cQuEa7GVjze79okFW/WlxyA60FG7Oz9TA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=eCaC0yUa/cKgp6WeqQwXEF8HGuv6jnbEioou8VVOXr4=; b=Loj+kFvBQ4xq5CXjv3YGiBj3oywrQL4/dc7xDslt4DXTGGs+XPOF3kZmOBkLd6sDn+ TkLDT3rNK4oTpLsS8yfApaUKYdiN5s2PBasPPCCOhwGWn2KpgxJq57K5Oznzyp29pd4Z 16k6vZGbpF3hzgL9nQmbAvbV5WNp9ekQhbk0wA4OwH02teDmN4zz3s8P7Tya6P2ZDdsx bEtCPg/pnAtCW9hodbD/TwO8WwHLvhsjs1Pt+qXPe3kuduz1vWy8a5Mm9cU/MkhsnpWd 5QUwkKSoRoJgPcTikZNgcqsfdq5EI+8LZd5DiLgI3vRs2vQzjhjT3Klnw/m9wX9xa8EK JvsQ== X-Gm-Message-State: AOAM530VGRY+kx9dxeqs8B+21IRZu0fIoK8nstsA8+gd/dUpZq8LRpoB /Q8DJXRreCpZwMtT5akcxPPM3rxa X-Google-Smtp-Source: ABdhPJwpdqNIEV6TCDp2Nc7U6boAypO+aNobdIkvhiGI9HllQqIpB1nmlUUj7QyffU3UXHqeO5xJaA== X-Received: by 2002:a17:902:74cb:b029:e4:7a16:9925 with SMTP id f11-20020a17090274cbb02900e47a169925mr12943634plt.39.1615829635484; Mon, 15 Mar 2021 10:33:55 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:2286:: with SMTP id b6ls9091639plh.11.gmail; Mon, 15 Mar 2021 10:33:55 -0700 (PDT) X-Received: by 2002:a17:902:e545:b029:e6:6499:cd19 with SMTP id n5-20020a170902e545b02900e66499cd19mr12530624plf.53.1615829634716; Mon, 15 Mar 2021 10:33:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829634; cv=none; d=google.com; s=arc-20160816; b=i6fiVifgLmUnSs+fDghsFjK8HaksDdO5vEFD02Li6gIY6vzSJTWuiNG9bp+E6bW2W1 r0XQ7UaKfpC3XqkYr4elkTIzSDR0vGo0VihktUFoaPpR+BdSxsx/4ft/uvBe/Sfgj3Ib MZEkEfq3i6zqj5SkMLLRqxETSSuH6tSi9H/MSM/kBMSrupEng+zRXzPKhRqpsT3FybY8 yUNvLPw8LWAxacf1SaW7JKZ9RQnauOHgMcUt4Fce+Q3Rz8RcxRAr8gFsN/z8xdFa2q8I WfHgW1XqeWPhYoBm2oSGVf+LiVT1jvC0/l29di9C5ER1MIjjgaqRTUe9g/jliaAaM6fI OvLw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=IxkRbHMQGVnebQYB+hse2ErmCTzHFblt4XXCZrqUVMs=; b=x8KApg35We49qMGbknoBjkog9jgTmKXPtnztvqzWIaXH3w4QpaNxc3p+EhJHBjzmup /nN8neEEJddGuttP4TyKyZiPnt6Xd/I8MMVxorB8qU+0KhnDAluLS58R2WtvwIfn9Qss c+uejljQbcE8RPB9/X9hvA2ki19+hdLg3x28W9Kq/MdoboirbxEi2HIN6kx4ntnUvkd2 L5uYDUInoeucrTkHramYb+aLgQyyT0+AnjBnaHGXaiagfwTA7OmTgk/zJ4fyjGYFUsz8 5S1xGR/4tle4tIJwkwJFyIvUPx+hM4Nvl0tuALlRbEp3O8N0BkxXqF7ajY1FghHt6m50 n25A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PTYLccXy; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id f7sor8426102plg.9.2021.03.15.10.33.54 for (Google Transport Security); Mon, 15 Mar 2021 10:33:54 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:ee02:b029:e6:5397:d79c with SMTP id z2-20020a170902ee02b02900e65397d79cmr12633174plb.21.1615829634381; Mon, 15 Mar 2021 10:33:54 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:54 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 8/9] board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board Date: Mon, 15 Mar 2021 23:02:55 +0530 Message-Id: <20210315173256.103731-9-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PTYLccXy; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. Genaral features: - Ethernet 10/100 - USB Type A - Audio Out - microSD - LVDS panel connector - Wifi/BT (option) - UMTS LTE with sim connector (option) MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. Linux dts commit details: commit ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board") Add support for it. Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b - add linux dts commit - drop CONFIG_BOARD_EARLY_INIT_F arch/arm/dts/Makefile | 1 + ...-microgea-stm32mp1-microdev2.0-u-boot.dtsi | 51 ++++++++ ...32mp157a-microgea-stm32mp1-microdev2.0.dts | 55 ++++++++ .../stm32mp157a-microgea-stm32mp1-u-boot.dtsi | 118 ++++++++++++++++++ arch/arm/mach-stm32mp/Kconfig | 20 +++ board/engicam/stm32mp1/Kconfig | 2 +- board/engicam/stm32mp1/MAINTAINERS | 6 + ...mp15-microgea-stm32mp1-microdev2_defconfig | 79 ++++++++++++ 8 files changed, 331 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi create mode 100644 configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index ce4521b891..64d73b96ef 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -992,6 +992,7 @@ dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-avenger96.dtb \ stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ stm32mp157c-ev1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi new file mode 100644 index 0000000000..e4bd215812 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-microgea-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts new file mode 100644 index 0000000000..7a75868164 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts @@ -0,0 +1,55 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 Carrier Board"; + compatible = "engicam,microgea-stm32mp1-microdev2.0", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + serial1 = &uart8; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&vdd>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; + +/* J31: RS323 */ +&uart8 { + pinctrl-names = "default"; + pinctrl-0 = <&uart8_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi new file mode 100644 index 0000000000..32ce31458a --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-u-boot.dtsi @@ -0,0 +1,118 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include +#include "stm32mp15-u-boot.dtsi" +#include "stm32mp15-ddr3-microgea-1x4Gb-1066-binG.dtsi" + +&vin { + u-boot,dm-pre-reloc; +}; + +&vddcore { + u-boot,dm-pre-reloc; +}; + +&vdd { + u-boot,dm-pre-reloc; +}; + +&vddq_ddr { + u-boot,dm-pre-reloc; +}; + +&rcc { + st,clksrc = < + CLK_MPU_PLL1P + CLK_AXI_PLL2P + CLK_MCU_PLL3P + CLK_PLL12_HSE + CLK_PLL3_HSE + CLK_PLL4_HSE + CLK_RTC_LSE + CLK_MCO1_DISABLED + CLK_MCO2_DISABLED + >; + + st,clkdiv = < + 1 /*MPU*/ + 0 /*AXI*/ + 0 /*MCU*/ + 1 /*APB1*/ + 1 /*APB2*/ + 1 /*APB3*/ + 1 /*APB4*/ + 2 /*APB5*/ + 23 /*RTC*/ + 0 /*MCO1*/ + 0 /*MCO2*/ + >; + + st,pkcs = < + CLK_CKPER_HSE + CLK_FMC_ACLK + CLK_QSPI_ACLK + CLK_ETH_DISABLED + CLK_SDMMC12_PLL4P + CLK_DSI_DSIPLL + CLK_STGEN_HSE + CLK_USBPHY_HSE + CLK_SPI2S1_PLL3Q + CLK_SPI2S23_PLL3Q + CLK_SPI45_HSI + CLK_SPI6_HSI + CLK_I2C46_HSI + CLK_SDMMC3_PLL4P + CLK_USBO_USBPHY + CLK_ADC_CKPER + CLK_CEC_LSE + CLK_I2C12_HSI + CLK_I2C35_HSI + CLK_UART1_HSI + CLK_UART24_HSI + CLK_UART35_HSI + CLK_UART6_HSI + CLK_UART78_HSI + CLK_SPDIF_PLL4P + CLK_FDCAN_PLL4R + CLK_SAI1_PLL3Q + CLK_SAI2_PLL3Q + CLK_SAI3_PLL3Q + CLK_SAI4_PLL3Q + CLK_RNG1_LSI + CLK_RNG2_LSI + CLK_LPTIM1_PCLK1 + CLK_LPTIM23_PCLK3 + CLK_LPTIM45_LSE + >; + + /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */ + pll2: st,pll@1 { + compatible = "st,stm32mp1-pll"; + reg = <1>; + cfg = < 2 65 1 0 0 PQR(1,1,1) >; + frac = < 0x1400 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */ + pll3: st,pll@2 { + compatible = "st,stm32mp1-pll"; + reg = <2>; + cfg = < 1 33 1 16 36 PQR(1,1,1) >; + frac = < 0x1a04 >; + u-boot,dm-pre-reloc; + }; + + /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */ + pll4: st,pll@3 { + compatible = "st,stm32mp1-pll"; + reg = <3>; + cfg = < 3 98 5 7 7 PQR(1,1,1) >; + u-boot,dm-pre-reloc; + }; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index 15c832b16b..c1622df7f3 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -77,6 +77,26 @@ config TARGET_ST_STM32MP15x Evalulation board (EV1) or Discovery board (DK1 and DK2). The difference between board are managed with devicetree +config TARGET_MICROGEA_STM32MP1 + bool "Engicam MicroGEA STM32MP1 SOM" + select STM32MP15x + imply BOOTCOUNT_LIMIT + imply BOOTSTAGE + imply CMD_BOOTCOUNT + imply CMD_BOOTSTAGE + imply CMD_CLS if CMD_BMP + imply DISABLE_CONSOLE + imply PRE_CONSOLE_BUFFER + imply SILENT_CONSOLE + help + MicroGEA STM32MP1 is a STM32MP157A based Micro SOM. + + MicroGEA STM32MP1 MicroDev 2.0: + * MicroDev 2.0 is a general purpose miniature carrier board with CAN, + LTE and LVDS panel interfaces. + * MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board + for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. + config TARGET_ICORE_STM32MP1 bool "Engicam i.Core STM32MP1 SOM" select STM32MP15x diff --git a/board/engicam/stm32mp1/Kconfig b/board/engicam/stm32mp1/Kconfig index e7bccc09fb..c800fd4e60 100644 --- a/board/engicam/stm32mp1/Kconfig +++ b/board/engicam/stm32mp1/Kconfig @@ -1,4 +1,4 @@ -if TARGET_ICORE_STM32MP1 +if TARGET_ICORE_STM32MP1 || TARGET_MICROGEA_STM32MP1 config SYS_BOARD default "stm32mp1" diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index 62c6925c8d..c0bb767782 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -1,3 +1,9 @@ +MicroGEA-STM32MP1-MICRODEV2.0 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig + i.Core-STM32MP1-CTOUCH2.0 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig b/configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig new file mode 100644 index 0000000000..17aad82b88 --- /dev/null +++ b/configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig @@ -0,0 +1,79 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_MICROGEA_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-microgea-stm32mp1-microdev2.0" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y From patchwork Mon Mar 15 17:32:56 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1694 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 37EBA3F137 for ; Mon, 15 Mar 2021 18:34:00 +0100 (CET) Received: by mail-pf1-f199.google.com with SMTP id 71sf13654711pfu.8 for ; Mon, 15 Mar 2021 10:34:00 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1615829639; cv=pass; d=google.com; s=arc-20160816; b=mc32gKfFe2U4/J6vGpvB7cxzemvyr2BJROnYqrvn1/pynwod3ghuhqPgLxN8XeLCmk x2rqGp5EvIsEmE6h+rodiJwK88s+IjKDwfN9ONWM2cPGamTI0xUGsWZ3a5z0T6Zx7m2B IIwGzT6XixbdMMVQOQ1c56CuT9rWbjogTMhP3GmnP4IuuPgjZDjoFxBxN8DSefFwpbnk ke8PAgwqo8ph2zkHfe9TBdzVf4eMivSqmIMiA742KS8XNek4CrUDm5bzhHcydCtzl+Wh NLoHmkdbnm3SZUlWX3br0QQZu2eRYJnUafF5g2hIC0YeysES5RXcrb2/SnXbY0/aflLh 27fA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=y89vRAX9xAsLrGWyHWJAXpxUhZCE/Lm/pkVQGqj4yXI=; b=PehPtHBLaoBJkuSlXPNT5DRFkDnDQgSFJVul3+2l60siJO70RxtKcCyWMr9LOOuQoh McSzY46hIOO2i5I2qPyRSD4Mx5VJ33DuDTBZM5wrCfUSMnv2UO/NC5pI/gCg9gnxPz3j EesjbJtNnC4G8dvSVbDkJKJJTtSLbihVvXG2fEJlnPGmM2bCjAdgkczrCsvhQVB8APfQ dpbgPS86bk5IOTDwJJcJkK68JsFgifdwofJGHYgloxgIZT1/wPhoZo1zAfIobZF0A7yg 7qljQPclJdF7jK+2vO+rd2aiqZz6jaFh3MNnQF47YkyeSdS3KgZFsYfnPMJfQjD+0P1X uW+A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FJpF+Qrn; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=y89vRAX9xAsLrGWyHWJAXpxUhZCE/Lm/pkVQGqj4yXI=; b=SEyFQo9Tj4uc0xlN4wlW9WxQNSobI+bu4bsWEBc0UOBYSRnwY9ZpKrZuqKn15VYAVs PAfRNq3wvtSQLR48XQ1huV468GnSD8W3SY4ie1pK5+pjG3AVx+Wj3h0ufpoBKYfKPn8O bEmi9gzHEkpRqFtLkSLvGGyD0+HAF0Lf8uowI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=y89vRAX9xAsLrGWyHWJAXpxUhZCE/Lm/pkVQGqj4yXI=; b=seMhEpIVSIEiN94+/fs02vZSR7KDmGCGIT8pFT71E2vsoCTnGmQuImbQgLaYrDYypv eGgsaML840dJ7xzN+nCoS7NFw62b2rxHuEchshmq8hjY7JIgs8fisoliXvdN5jBYxBsF 0TIGe0RoTSHyaoZtqEaTdWRXWKouD+Sqj/1NLE4XKan4090yC9UJzjLIYfaykFDQb6Vm jY5LxAAaLZp0yIc+hMOzTXyX4LfK4BrHq25dZFGOhdQCodVZg5y30dVzp/X/7FipsPA2 +Yr9eXuhIrMxWFpLMlBLEuLakwR/TyKZilAWI0YfbjGV0LRs95RBQnIq0/EJINJbIs0w wqMQ== X-Gm-Message-State: AOAM531Hq6aTaM731j45qcIZU5Sf3XKAZTdBMmV6JBcs2gpEYYEKagpJ 6JhkJSib0bKBeob68TZOPqM4FxTC X-Google-Smtp-Source: ABdhPJxMo072TXlmlIDIhUnMYyNr+J+Fa6jXfFcj3rVX/3ZRPaw1Ys7aEtRll7XbmcoPpplWtcuNPg== X-Received: by 2002:a62:cfc4:0:b029:200:49d8:6f29 with SMTP id b187-20020a62cfc40000b029020049d86f29mr11003568pfg.45.1615829639020; Mon, 15 Mar 2021 10:33:59 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:4115:: with SMTP id r21ls9110482pld.1.gmail; Mon, 15 Mar 2021 10:33:58 -0700 (PDT) X-Received: by 2002:a17:90b:33c7:: with SMTP id lk7mr161696pjb.95.1615829638394; Mon, 15 Mar 2021 10:33:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1615829638; cv=none; d=google.com; s=arc-20160816; b=EDwBDLRoR7z6dchR50ikbbNKzicMD2O5fDunh/lkWhdWwHc1n6CW04oBoM3sfFQTDn FNnumexnLfmKqBcWsq2K9sC2CUwcYtNrYh8bx/+MxFNbl087ieCI9ANkXl3aAD4QudZh qtpkFqjB7SjKMMOdZgnCjuP1ADIF6V6uQsNZa2/M6EXUioRO2kvS+/L+4Kw1IgeXVRzB MUxdX5OPlqbuFBu/06d7PuCjtn9BHmUD6wnxgAFoGpxROCImqO/MRMmhdtZUn2+Es+rj ufrDWj3mTOWmSO1mShHV2JvYK1FuwY94tCrSMOK2ntK3hmaS21NH7T1NSRz8oibsqSOA Q/4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=G67V9fN8CUz6AyO8caWypbhFE9lO7Q0LD/cT5Z0rbuU=; b=NkL9rx2tpY70ZTSjoQRVLexsCKsoNRBMM2N9SLLYUxYgIeN0jG962OIMeUAQCTMpYJ 0unfDHm5SikIOwnIYIMo6W4IOFFsYASCmXozvrG4/1Rzwdy40U/Die2sUe1TMaD/WeC0 UL1/53LH5dwN9CE4ivlXX+zZpddpT+nqX3ru7lRLypK6/iLWpQNiUjsSQGRgS6wkVkno e53yXXJoptq5ztFuvfpkpnbsAgqu0GtudrWGpDe2z0SzEB7i01OBIQ2gviJya96Po0yI S5HSw3DdP7PeXWnApDZauRssomWIHTuKh02ad5RRj3VRG/C5LdfPZpZL6C+F0y1e97bg WlZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FJpF+Qrn; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id v21sor6343706pfc.2.2021.03.15.10.33.58 for (Google Transport Security); Mon, 15 Mar 2021 10:33:58 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:60e:: with SMTP id 14mr191878pgg.187.1615829638105; Mon, 15 Mar 2021 10:33:58 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a884:6f76:4267:118b:2085]) by smtp.gmail.com with ESMTPSA id y17sm227500pju.50.2021.03.15.10.33.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 Mar 2021 10:33:57 -0700 (PDT) From: Jagan Teki To: Patrick Delaunay , Patrice Chotard , Matteo Lisi Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v2 9/9] board: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF Date: Mon, 15 Mar 2021 23:02:56 +0530 Message-Id: <20210315173256.103731-10-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210315173256.103731-1-jagan@amarulasolutions.com> References: <20210315173256.103731-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FJpF+Qrn; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , 7" OF is a capacitive touch 7" Open Frame panel solutions with - 7" AUO B101AW03 LVDS panel - EDT, FT5526 Touch MicroGEA STM32MP1 is a STM32MP157A based Micro SoM. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" Open Frame Solution board. Linux dts commit details: commit <1d278204cbaa> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF") Add support for it. Reviewed-by: Patrice Chotard Signed-off-by: Jagan Teki Reviewed-by: Patrick Delaunay --- Changes for v2: - collect Patrice r-b - add linux dts commit - drop CONFIG_BOARD_EARLY_INIT_F arch/arm/dts/Makefile | 1 + ...rogea-stm32mp1-microdev2.0-of7-u-boot.dtsi | 51 ++++++ ...157a-microgea-stm32mp1-microdev2.0-of7.dts | 154 ++++++++++++++++++ arch/arm/mach-stm32mp/Kconfig | 7 + board/engicam/stm32mp1/MAINTAINERS | 6 + ...-microgea-stm32mp1-microdev2-of7_defconfig | 79 +++++++++ 6 files changed, 298 insertions(+) create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi create mode 100644 arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts create mode 100644 configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 64d73b96ef..43c604f2f8 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -993,6 +993,7 @@ dtb-$(CONFIG_STM32MP15x) += \ stm32mp157a-icore-stm32mp1-ctouch2.dtb \ stm32mp157a-icore-stm32mp1-edimm2.2.dtb \ stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dtb \ stm32mp157c-dk2.dtb \ stm32mp157c-ed1.dtb \ stm32mp157c-ev1.dtb \ diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi new file mode 100644 index 0000000000..e4bd215812 --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7-u-boot.dtsi @@ -0,0 +1,51 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Amarula Solutions(India) + * Author: Jagan Teki + */ + +#include "stm32mp157a-microgea-stm32mp1-u-boot.dtsi" + +/{ + aliases { + mmc0 = &sdmmc1; + }; + + chosen { + stdout-path = &uart4; + }; +}; + +&sdmmc1 { + u-boot,dm-pre-reloc; +}; + +&sdmmc1_b4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + }; +}; + +&uart4 { + u-boot,dm-pre-reloc; +}; + +&uart4_pins_a { + u-boot,dm-pre-reloc; + + pins1 { + u-boot,dm-pre-reloc; + }; + + pins2 { + u-boot,dm-pre-reloc; + bias-pull-up; + }; +}; diff --git a/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts new file mode 100644 index 0000000000..674b2d330d --- /dev/null +++ b/arch/arm/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts @@ -0,0 +1,154 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 7\" Open Frame"; + compatible = "engicam,microgea-stm32mp1-microdev2.0-of7", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + aliases { + serial0 = &uart4; + serial1 = &uart8; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + backlight: backlight { + compatible = "gpio-backlight"; + gpios = <&gpiod 13 GPIO_ACTIVE_HIGH>; + default-on; + }; + + lcd_3v3: regulator-lcd-3v3 { + compatible = "regulator-fixed"; + regulator-name = "lcd_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiof 10 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + power-supply = <&panel_pwr>; + }; + + panel_pwr: regulator-panel-pwr { + compatible = "regulator-fixed"; + regulator-name = "panel_pwr"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiob 10 GPIO_ACTIVE_HIGH>; + regulator-always-on; + }; + + panel { + compatible = "auo,b101aw03"; + backlight = <&backlight>; + enable-gpios = <&gpiof 2 GPIO_ACTIVE_HIGH>; + power-supply = <&lcd_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <<dc_ep0_out>; + }; + }; + }; +}; + +&i2c2 { + i2c-scl-falling-time-ns = <20>; + i2c-scl-rising-time-ns = <185>; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_pins_a>; + pinctrl-1 = <&i2c2_sleep_pins_a>; + status = "okay"; +}; + +<dc { + pinctrl-names = "default"; + pinctrl-0 = <<dc_pins>; + status = "okay"; + + port { + ltdc_ep0_out: endpoint@0 { + reg = <0>; + remote-endpoint = <&panel_in>; + }; + }; +}; + +&pinctrl { + ltdc_pins: ltdc { + pins { + pinmux = , /* LTDC_B2 */ + , /* LTDC_R6 */ + , /* LTDC_R5 */ + , /* LTDC_B3 */ + , /* LTDC_B0 */ + , /* LTDC_G0 */ + , /* LTDC_G1 */ + , /* LTDC_DE */ + , /* LTDC_R7 */ + , /* LTDC_CLK */ + , /* LTDC_B1 */ + , /* LTDC_R0 */ + , /* LTDC_R1 */ + , /* LTDC_R2 */ + , /* LTDC_R3 */ + , /* LTDC_R4 */ + , /* LTDC_G2 */ + , /* LTDC_G3 */ + , /* LTDC_G4 */ + , /* LTDC_G5 */ + , /* LTDC_G6 */ + , /* LTDC_G7 */ + , /* LTDC_B4 */ + , /* LTDC_B5 */ + , /* LTDC_B6 */ + , /* LTDC_B7 */ + , /* LTDC_VSYNC */ + ; /* LTDC_HSYNC */ + bias-disable; + drive-push-pull; + slew-rate = <3>; + }; + }; +}; + +&sdmmc1 { + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&vdd>; + status = "okay"; +}; + +&uart4 { + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; + +/* J31: RS323 */ +&uart8 { + pinctrl-names = "default"; + pinctrl-0 = <&uart8_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig index c1622df7f3..c22b132ac1 100644 --- a/arch/arm/mach-stm32mp/Kconfig +++ b/arch/arm/mach-stm32mp/Kconfig @@ -97,6 +97,13 @@ config TARGET_MICROGEA_STM32MP1 * MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. + MicroGEA STM32MP1 MicroDev 2.0 7" OF: + * 7" OF is a capacitive touch 7" Open Frame panel solutions with LVDS + panel and toucscreen. + * MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with + pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" + Open Frame Solution board. + config TARGET_ICORE_STM32MP1 bool "Engicam i.Core STM32MP1 SOM" select STM32MP15x diff --git a/board/engicam/stm32mp1/MAINTAINERS b/board/engicam/stm32mp1/MAINTAINERS index c0bb767782..712e312665 100644 --- a/board/engicam/stm32mp1/MAINTAINERS +++ b/board/engicam/stm32mp1/MAINTAINERS @@ -4,6 +4,12 @@ M: Matteo Lisi S: Maintained F: configs/stm32mp15-microgea-stm32mp1-microdev2_defconfig +MicroGEA-STM32MP1-MICRODEV2.0-OF7 +M: Jagan Teki +M: Matteo Lisi +S: Maintained +F: configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig + i.Core-STM32MP1-CTOUCH2.0 M: Jagan Teki M: Matteo Lisi diff --git a/configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig b/configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig new file mode 100644 index 0000000000..c0c7ff11c8 --- /dev/null +++ b/configs/stm32mp15-microgea-stm32mp1-microdev2-of7_defconfig @@ -0,0 +1,79 @@ +CONFIG_ARM=y +CONFIG_ARCH_STM32MP=y +CONFIG_SYS_MALLOC_F_LEN=0x3000 +CONFIG_SYS_MEMTEST_START=0xc0000000 +CONFIG_SYS_MEMTEST_END=0xc4000000 +CONFIG_ENV_OFFSET=0x280000 +CONFIG_SPL_TEXT_BASE=0x2FFC2500 +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL=y +CONFIG_TARGET_MICROGEA_STM32MP1=y +CONFIG_ENV_OFFSET_REDUND=0x2C0000 +# CONFIG_ARMV7_VIRT is not set +CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-microgea-stm32mp1-microdev2.0-of7" +CONFIG_DISTRO_DEFAULTS=y +CONFIG_FIT=y +CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 +CONFIG_SPL_ENV_SUPPORT=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SYS_PROMPT="STM32MP> " +CONFIG_CMD_ADTIMG=y +CONFIG_CMD_ERASEENV=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_MEMTEST=y +CONFIG_CMD_ADC=y +CONFIG_CMD_CLK=y +CONFIG_CMD_FUSE=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_REMOTEPROC=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIME=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_PMIC=y +CONFIG_CMD_REGULATOR=y +CONFIG_CMD_EXT4_WRITE=y +# CONFIG_SPL_DOS_PARTITION is not set +CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" +CONFIG_ENV_IS_NOWHERE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +# CONFIG_SPL_ENV_IS_NOWHERE is not set +CONFIG_DM_HWSPINLOCK=y +CONFIG_HWSPINLOCK_STM32=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_STM32F7=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_DM_MAILBOX=y +CONFIG_STM32_IPCC=y +CONFIG_STM32_FMC2_EBI=y +CONFIG_DM_MMC=y +CONFIG_SUPPORT_EMMC_BOOT=y +CONFIG_STM32_SDMMC2=y +CONFIG_PHY_REALTEK=y +CONFIG_DM_ETH=y +CONFIG_DWC_ETH_QOS=y +CONFIG_PHY=y +CONFIG_PINCONF=y +# CONFIG_SPL_PINCTRL_FULL is not set +CONFIG_PINCTRL_STMFX=y +CONFIG_DM_PMIC=y +# CONFIG_SPL_PMIC_CHILDREN is not set +CONFIG_PMIC_STPMIC1=y +CONFIG_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_REMOTEPROC_STM32_COPRO=y +CONFIG_DM_RTC=y +CONFIG_RTC_STM32=y +CONFIG_SERIAL_RX_BUFFER=y +CONFIG_WDT=y +CONFIG_WDT_STM32MP=y +CONFIG_LZO=y +CONFIG_ERRNO_STR=y