From patchwork Thu Mar 31 15:03:06 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1892 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f198.google.com (mail-pg1-f198.google.com [209.85.215.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 8A76F3F0CD for ; Thu, 31 Mar 2022 17:03:20 +0200 (CEST) Received: by mail-pg1-f198.google.com with SMTP id t6-20020a6549c6000000b00398a43dbdf8sf37209pgs.10 for ; Thu, 31 Mar 2022 08:03:20 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1648738999; cv=pass; d=google.com; s=arc-20160816; b=Pf1uIaQY/Cr2QD+F0PoOHAwCosrdEs13wmEVCiwLdu06g5t3hBWcF0nNoyftho/+gX ZC8FU2qPlXJnETQv8mtnMN2H6CRep1K1+CIi28cZEHL+dUPVp//QzUw8Qv2o2cijkTAs L34s8p9HPEuRdgpbxuc8JICVmgzqkwAkusdld5BxcNAnzS4505tIJ8ivZvX+PcviM0+q wwKWYo0XoB1+vADBONC6+5NGtB1Fq81HOfSO0JtbysygFV50ULkL7Hbmw9yuN1gvqCy2 AleC6RlHPO3BQ6Cf+T2c62cSlQMtnyPPzuFfqOm94r+QzEuOvaM0QNfQ2RKW2DrF4cmc 7f7w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=SEERjzgttubtot9qR2TmyjFI4mfOGTHX3gAPZen9WrQ=; b=ryXoGtalETzDsXGOdWRGGYp/JNMpJhs8C8uq3FlL7y9hjRH9ffo1yI+Xuqa4h/BmZQ /kyXrFETFdnYg8qhJPgJ09ycvfeMRNnvuCPAnCeS9+Tx2s9goYkq0KVBBLyrpEkH64LA TjiRLXZVDOw/4j/HPiOyWldsR4Cb8MNqoQeKmwF40wkba/n5yCJCRV/fs0HsrNfmVa1l FBOL4ttNC3IHBcQ1Fz3db8Y2YyJBrWbxmOPQaK60KeP9vivE3Mf0LRFDtGNjW42vID5u Z3HIR1NVciChw2/1BEtV8DDa/jNYngBpsJ+zx9Byd9qDUAk6Li3Ry1pfXdDVuofiwQ9M Y4tA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=nFSMoAlg; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=SEERjzgttubtot9qR2TmyjFI4mfOGTHX3gAPZen9WrQ=; b=dkenKShCwWBcUklSgwMQrDU3kx02iO1EIamInvQxJZOJHu2QBBqPR4OPwHNU6oqrMD 0gTIO1csngDvZreauGqaK+mpQdYlpIMnREO8gPFl3RMvHdH/7gVYKhvSyYq5mQb6gMf2 IBtgNrCcpVeROcB1WVoQq0JjMHPYizptY8Bm0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :x-original-sender:x-original-authentication-results:precedence :mailing-list:list-id:x-spam-checked-in-group:list-post:list-help :list-archive:list-unsubscribe; bh=SEERjzgttubtot9qR2TmyjFI4mfOGTHX3gAPZen9WrQ=; b=qQYrxFzdaFO9H+eXtSR5eTo/jnqJ+S7pbkvPzK2PEsExGG2rbzFUsTB7fcJ4bzfHbn nO9D72mdPTJpCtDBCMSTfjHb5Vn7/ASaSEJEPR0M3eky29cwSP2/Gs3GVeUgqwfh67VB RMH299kNCAgQIgMguz88vHpfx3NAd8EvINWwf3ockkCCCuQTpYhqGxMvOY90tLcJKGgj dT/E31aBANmS5AJO1XBXoEb/A/NxXeHiZVlVW+4oeNh1gZgoDDKFrOSPwzbex660PPuE /F1pzG30nhm1+0kAG4D3EG4MIt8xPFLMnNlZl9khTg7uMSASrYnGLTzkUXpqAu27t5Mi Hmqg== X-Gm-Message-State: AOAM530edIhhcFldI52XJc4rjLDsL+2jHg5421iGAlV7Uk8bs89sMESA mCgYma7QvqHZzkjf+NLCDJjFqCAc X-Google-Smtp-Source: ABdhPJxOGjWdzvxKwBWPMTLkZ+4AiP9I/7+SDHDHnHCHM3yxyFRc6H2tW//vtcZSqKesBmSgHU1zVQ== X-Received: by 2002:a17:903:124a:b0:154:c860:6d52 with SMTP id u10-20020a170903124a00b00154c8606d52mr39526831plh.159.1648738998825; Thu, 31 Mar 2022 08:03:18 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a63:fd0e:0:b0:380:5398:a9ad with SMTP id d14-20020a63fd0e000000b003805398a9adls2342560pgh.7.gmail; Thu, 31 Mar 2022 08:03:17 -0700 (PDT) X-Received: by 2002:a62:1cd8:0:b0:4fa:702f:821b with SMTP id c207-20020a621cd8000000b004fa702f821bmr6034692pfc.58.1648738996743; Thu, 31 Mar 2022 08:03:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648738996; cv=none; d=google.com; s=arc-20160816; b=PIbrD0681C1iom6woc4/1cfjLUS/LzppwnSjQkk/WhgonRPysAX7BaxiA5SXpffef0 HMZofkGofdZg7k1oeDu7CTcmNo0NQG185ih0Wg8pwh3RJyoJliFJA8uIWmwqtLUfDsTw LWMTsiNahqEl8wuRW//sHUq/lY5/c1arrVK82K0logXd9CX/4wKOqzkeUnydMzGWoXtd fsAba0bos7U8fjgOkAW2Nh8iizzG6HmLf12qG5qzOxacijlgFDYoQ2SFvc3dv+RbHxRd 4Q6lUSGW4KXYAH4r4lNJrgIZTsiPU4E3e1vy+LRpUJdxRduI1bcc3YD2DsJS9zJLRNiZ jNLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=XJ3Km75M4TTt2y9JsJdWBiwdvtUwu0/oIDbwD8B5Wf4=; b=uRKkr1X9kQsf2Qq1Bgsne5WyM0m++s8bCN/VsJNnh8MwHf+OyXzFqEg/d1DCExCIxs wS+IyehHwfGkr4MkoKtBEpbxiUKv32h1TknSrB0KG7+uYogFzAiDTr4KL6gS64ttGcpT rGNGGEatw7pX9Z8nKhYw/1LRwuytTiBa/E3F0P2gqq/T5WS+6lEVjnyDWbUK/Igt5YRj Y5N7KbxjU8v3irumSMAJarFioQu1bM0ybvwODuya/JQjZE6w0tP4TApDUlMEmZCEOsmO B6gchCzYYIhKFqtWFlhZsLAKBOViF1M2ZmtM/A5YD+8D8cX54vS/oHanMs1roMze0IXW ZEZA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=nFSMoAlg; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id h68-20020a625347000000b004fa8b40ac94sor10374868pfb.69.2022.03.31.08.03.16 for (Google Transport Security); Thu, 31 Mar 2022 08:03:16 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a62:1c8d:0:b0:4fa:8dcb:6da2 with SMTP id c135-20020a621c8d000000b004fa8dcb6da2mr5817541pfc.19.1648738996109; Thu, 31 Mar 2022 08:03:16 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id w79-20020a627b52000000b004fd8d1e5489sm10151058pfc.87.2022.03.31.08.03.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 31 Mar 2022 08:03:15 -0700 (PDT) From: Jagan Teki To: Rob Herring , Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart Cc: Sam Ravnborg , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Christopher Vollo Subject: [PATCH v2 1/2] dt-bindings: display: bridge: Add TI DLPC3433 DSI to DMD Date: Thu, 31 Mar 2022 20:33:06 +0530 Message-Id: <20220331150307.58777-1-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=nFSMoAlg; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , TI DLPC3433 is a MIPI DSI based display controller bridge for processing high resolution DMD based projectors. It has a flexible configuration of MIPI DSI and DPI signal input that produces a DMD output in RGB565, RGB666, RGB888 formats. It supports upto 720p resolution with 60 and 120 Hz refresh rates. Add dt-bingings for it. Signed-off-by: Christopher Vollo Signed-off-by: Jagan Teki Reviewed-by: Rob Herring --- Changes for v2: - fix compatible - drop reg description - fix enable_gpio description - fix port@2 .../bindings/display/bridge/ti,dlpc3433.yaml | 117 ++++++++++++++++++ MAINTAINERS | 6 + 2 files changed, 123 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/bridge/ti,dlpc3433.yaml diff --git a/Documentation/devicetree/bindings/display/bridge/ti,dlpc3433.yaml b/Documentation/devicetree/bindings/display/bridge/ti,dlpc3433.yaml new file mode 100644 index 000000000000..542193d77cdf --- /dev/null +++ b/Documentation/devicetree/bindings/display/bridge/ti,dlpc3433.yaml @@ -0,0 +1,117 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/bridge/ti,dlpc3433.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI DLPC3433 MIPI DSI to DMD bridge + +maintainers: + - Jagan Teki + - Christopher Vollo + +description: | + TI DLPC3433 is a MIPI DSI based display controller bridge + for processing high resolution DMD based projectors. + + It has a flexible configuration of MIPI DSI and DPI signal + input that produces a DMD output in RGB565, RGB666, RGB888 + formats. + + It supports upto 720p resolution with 60 and 120 Hz refresh + rates. + +properties: + compatible: + const: ti,dlpc3433 + + reg: + enum: + - 0x1b + - 0x1d + + enable-gpios: + description: PROJ_ON pin, chip powers up PROJ_ON is high. + + vcc_intf-supply: + description: A 1.8V/3.3V supply that power the Host I/O. + + vcc_flsh-supply: + description: A 1.8V/3.3V supply that power the Flash I/O. + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: Video port for MIPI DSI input. + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + properties: + data-lanes: + description: array of physical DSI data lane indexes. + minItems: 1 + items: + - const: 1 + - const: 2 + - const: 3 + - const: 4 + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: Video port for DMD output. + + required: + - port@0 + - port@1 + +required: + - compatible + - reg + - enable-gpios + - ports + +additionalProperties: false + +examples: + - | + #include + + i2c1 { + #address-cells = <1>; + #size-cells = <0>; + + bridge@1b { + compatible = "ti,dlpc3433"; + reg = <0x1b>; + enable-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + bridge_in_dsi: endpoint { + remote-endpoint = <&dsi_out_bridge>; + data-lanes = <1 2 3 4>; + }; + }; + + port@1 { + reg = <1>; + + bridge_out_panel: endpoint { + remote-endpoint = <&panel_out_bridge>; + }; + }; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 70cd8a1c9495..1af52d1178be 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -6392,6 +6392,12 @@ DRM DRIVER FOR TDFX VIDEO CARDS S: Orphan / Obsolete F: drivers/gpu/drm/tdfx/ +DRM DRIVER FOR TI DLPC3433 MIPI DSI TO DMD BRIDGE +M: Jagan Teki +M: Christopher Vollo +S: Maintained +F: Documentation/devicetree/bindings/display/bridge/ti,dlpc3433.yaml + DRM DRIVER FOR TPO TPG110 PANELS M: Linus Walleij S: Maintained From patchwork Thu Mar 31 15:03:07 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 1893 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D81A83F0CD for ; Thu, 31 Mar 2022 17:03:23 +0200 (CEST) Received: by mail-pl1-f197.google.com with SMTP id p8-20020a170902e74800b001564f2593a5sf1239615plf.2 for ; Thu, 31 Mar 2022 08:03:23 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1648739002; cv=pass; d=google.com; s=arc-20160816; b=xg72Gp+ZNTiTCqm36Pgy1lRj0bJP3GkhW0KC2GVtO13vSw13aQKCylVeGM4kyRalEF J/UIbLg4ORZ/GohyBoR+bc+wWH5q9dwPHOxMMhehNUd3tgvW7JwFQCLzR5O5WjSRIjns eUnTat7kMee6i+p73oUQ7b/jjjTFbod5hEmONJl/x+ECteDnsNGn+HS5R5NAZagziSxT td01C1ED1mqV+TIOttsTqDIk8YBjRO3I1wk5CwuYyPk0TAOKxFMnfxJQaG1ISMDWHRL2 +Q8ecTCoS/a/a+/R9tky/YwpJe3jj0hGQlLNZ0ocKHHEAc2RclxF+Qz7K5xmGfTOKQcF qL+Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1v29twnND7oVPbw2YXaMEuZLlXKwWOYO7B8XvbviYMs=; b=0vSjK0oVNOTyICxwirvnUskrwhtHa4XPVmLzV0MBSOxPevsNTN3/UFqHm2+HlRzORJ gGehPMFhXZSNmq7rUBweavUHTrfhE0I0o2tMc0uGUoruKwt6vCL3rOQBmVCckVIuRxgB BAPOOJHk1TngJfvJZaJ2fmq5KBIT5rr5uzF7Ph9A+wy26vIQiwWFTfkCttyMO9XOn15U QSa2xdmdXlxc4lOS72MIiiIvQe/xJZYBB3UeS1r7yaseBY1I5BAQ1ETiGvRK99HOMjwH 4HDLAI/DGrpee2LLXZEhkM5RYHpRkYcGTJg5o+ANEoT30zj97FX1NtCbd2PuKWH7beOx 8gNg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=R40Tffcn; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:x-original-sender:x-original-authentication-results :precedence:mailing-list:list-id:list-post:list-help:list-archive :list-unsubscribe; bh=1v29twnND7oVPbw2YXaMEuZLlXKwWOYO7B8XvbviYMs=; b=Z1DVPJCP5DslIJng7L9cSOWEmqXpWgm0xukXjEIfNbOd2uNLUZOIYncVcODxhLZ0/C yOsKgmbYq+bh7d9A1xptHmgZ5B8+yHVJfRJHN35LnI9KCu+ZAI9MlepuJ/m5O6fIK/5K uSJk9du2fr9av2woqquYjuCfhaanA41O21BRo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive :list-unsubscribe; bh=1v29twnND7oVPbw2YXaMEuZLlXKwWOYO7B8XvbviYMs=; b=GiKjLbmxNYvB6jZytSTJPl5D+O6/1cthWgh5vJItPMyrxLBXB0HPJKKzjJul7RvucL q6SeGTkxSAVr+WOTR2mqqnnYlCybXMgVN1be4W6Ue2tessxLN5TzH1EXoyap7007XPBq NlySLISSZ1GNyMr1/rHZIpqvwnlzRajDwip6yw5l20tcRFhNu5JaSZL0iFhW7KJ98itc GeUpiBPvF0NrRP9kDg/gn9TFdLSqYFrPaMkbK4MYKn9DOT2N3i8A5UvDjji+nNVP3nuk 1J1wKehoPMMq01qSOE0x5fnw3vMJ4YKfdtF3aWw7P4VRehzfgDZUQXuULwt4C3Ot9sBa mPnw== X-Gm-Message-State: AOAM532qKU7FcI85uQiIMpZc/rojZ+YcEtUMKACcQcOodnzPoXgqA9M5 2IzVTuV5k9JHXPjeDyhLNbls78ab X-Google-Smtp-Source: ABdhPJzuAqdQ8PNasDjJCnGusR2teLKa7gTu7u+GPdZ5zx3YHwCytbnQBRmI951Cw09fAEH9ucONTQ== X-Received: by 2002:a05:6a00:3309:b0:4fa:950b:d011 with SMTP id cq9-20020a056a00330900b004fa950bd011mr6009852pfb.24.1648739002510; Thu, 31 Mar 2022 08:03:22 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a62:e817:0:b0:4fa:a52c:9b20 with SMTP id c23-20020a62e817000000b004faa52c9b20ls2984569pfi.3.gmail; Thu, 31 Mar 2022 08:03:21 -0700 (PDT) X-Received: by 2002:a63:185c:0:b0:381:10:2843 with SMTP id 28-20020a63185c000000b0038100102843mr11025490pgy.433.1648739001436; Thu, 31 Mar 2022 08:03:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1648739001; cv=none; d=google.com; s=arc-20160816; b=nsqlHMtHrnhPeR+iNmDKb51mIU8il7SalLKRlCqGRc3EKwjVZpRLrvKlM+BzJpRBE6 cxIp33lzQ9Cwa/3GK1M2+GTlp/I2PiPJ+cWjHxt2KM7rjfT6ksLXp9oIuOfCj+6z1pqC tHCVZiSwDhUM4fCR1qr6hGtv+SffiKwIK+G31CvlbCtP141pBnKGfmifFhcd6w/Xa962 9j97Fin6x65U4rteEWQOHiB6kuqjULtJUF/N/P1Z0bKdInfvr8hLS9GWH0+AkmdMf2fJ jKAPC+FV8CE/ROJn3gJDDjkx9KtBOpZAMfmom5MbGtcTpEbvC2HPGtqYVUr5976yKMcZ 9AAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=/zcghtPZx6D1JMNJOZfPwZk2xpCTteywX/pLnAuJfqs=; b=ofYb3b96KXxGjO1bd9OPepFfFR22vGbJ3uI4SDEtq/x4l5m5n5089cF8iB1Nx6ovtn oiSt4sNe9ptsfnSMa4k9M70FMbtgozbFJXdUGolY9Sr/9UXxAXn40ee+RVjgTxHwiRWU 393YiHjGAZr3X1atj1V4efGlsUavcbEO1DWxl1QOJQmpiJUZwBF4VJI78DwSbffr9m3r UyshF59UXxtrCJymqQ8aB+xyw1/k4R2papbYM7gi8Vk5I5c9V9b8caIfLOV1O096DrG0 HwSNEuTgJbvQ0kfdiuv/Xi/8wnhuRTpXBD5D1oms8fFU4zAnXBd1Uqz7qVSLUUys1uHX Cubw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=R40Tffcn; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id i187-20020a6254c4000000b004faaaf1891dsor10098911pfb.89.2022.03.31.08.03.21 for (Google Transport Security); Thu, 31 Mar 2022 08:03:21 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a05:6a00:23d1:b0:4fb:228a:e9df with SMTP id g17-20020a056a0023d100b004fb228ae9dfmr5876120pfc.31.1648739000906; Thu, 31 Mar 2022 08:03:20 -0700 (PDT) Received: from localhost.localdomain ([183.83.137.38]) by smtp.gmail.com with ESMTPSA id w79-20020a627b52000000b004fd8d1e5489sm10151058pfc.87.2022.03.31.08.03.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 31 Mar 2022 08:03:20 -0700 (PDT) From: Jagan Teki To: Rob Herring , Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart Cc: Sam Ravnborg , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Christopher Vollo Subject: [PATCH v2 2/2] drm: bridge: Add TI DLPC3433 DSI to DMD bridge Date: Thu, 31 Mar 2022 20:33:07 +0530 Message-Id: <20220331150307.58777-2-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220331150307.58777-1-jagan@amarulasolutions.com> References: <20220331150307.58777-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=R40Tffcn; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , TI DLPC3433 is a MIPI DSI based display controller bridge for processing high resolution DMD based projectors. It has a flexible configuration of MIPI DSI and DPI signal input that produces a DMD output in RGB565, RGB666, RGB888 formats. It supports upto 720p resolution with 60 and 120 Hz refresh rates. Add bridge driver for it. Signed-off-by: Christopher Vollo Signed-off-by: Jagan Teki --- Changes for v2: - fixed license - filled display size buffer - fixed power off - fixed dev_err_probe MAINTAINERS | 1 + drivers/gpu/drm/bridge/Kconfig | 16 + drivers/gpu/drm/bridge/Makefile | 1 + drivers/gpu/drm/bridge/ti-dlpc3433.c | 417 +++++++++++++++++++++++++++ 4 files changed, 435 insertions(+) create mode 100644 drivers/gpu/drm/bridge/ti-dlpc3433.c diff --git a/MAINTAINERS b/MAINTAINERS index 1af52d1178be..e3fc2eafd74b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -6397,6 +6397,7 @@ M: Jagan Teki M: Christopher Vollo S: Maintained F: Documentation/devicetree/bindings/display/bridge/ti,dlpc3433.yaml +F: drivers/gpu/drm/bridge/ti-dlpc3433.c DRM DRIVER FOR TPO TPG110 PANELS M: Linus Walleij diff --git a/drivers/gpu/drm/bridge/Kconfig b/drivers/gpu/drm/bridge/Kconfig index c86f5be4dfe0..f434cdca351a 100644 --- a/drivers/gpu/drm/bridge/Kconfig +++ b/drivers/gpu/drm/bridge/Kconfig @@ -291,6 +291,22 @@ config DRM_TOSHIBA_TC358775 help Toshiba TC358775 DSI/LVDS bridge chip driver. +config DRM_TI_DLPC3433 + tristate "TI DLPC3433 Display controller" + depends on DRM && DRM_PANEL + depends on OF + select DRM_MIPI_DSI + help + TI DLPC3433 is a MIPI DSI based display controller bridge + for processing high resolution DMD based projectors. + + It has a flexible configuration of MIPI DSI and DPI signal + input that produces a DMD output in RGB565, RGB666, RGB888 + formats. + + It supports upto 720p resolution with 60 and 120 Hz refresh + rates. + config DRM_TI_TFP410 tristate "TI TFP410 DVI/HDMI bridge" depends on OF diff --git a/drivers/gpu/drm/bridge/Makefile b/drivers/gpu/drm/bridge/Makefile index 425844c30495..52e9638510bd 100644 --- a/drivers/gpu/drm/bridge/Makefile +++ b/drivers/gpu/drm/bridge/Makefile @@ -24,6 +24,7 @@ obj-$(CONFIG_DRM_TOSHIBA_TC358767) += tc358767.o obj-$(CONFIG_DRM_TOSHIBA_TC358768) += tc358768.o obj-$(CONFIG_DRM_TOSHIBA_TC358775) += tc358775.o obj-$(CONFIG_DRM_I2C_ADV7511) += adv7511/ +obj-$(CONFIG_DRM_TI_DLPC3433) += ti-dlpc3433.o obj-$(CONFIG_DRM_TI_SN65DSI83) += ti-sn65dsi83.o obj-$(CONFIG_DRM_TI_SN65DSI86) += ti-sn65dsi86.o obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o diff --git a/drivers/gpu/drm/bridge/ti-dlpc3433.c b/drivers/gpu/drm/bridge/ti-dlpc3433.c new file mode 100644 index 000000000000..06e519798ac5 --- /dev/null +++ b/drivers/gpu/drm/bridge/ti-dlpc3433.c @@ -0,0 +1,417 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2021 RenewOutReach + * Copyright (C) 2021 Amarula Solutions(India) + * + * Author: + * Jagan Teki + * Christopher Vollo + */ + +#include +#include +#include +#include + +#include +#include +#include +#include +#include +#include + +enum cmd_registers { + WR_INPUT_SOURCE = 0x05, /* Write Input Source Select */ + WR_EXT_SOURCE_FMT = 0x07, /* Write External Video Source Format */ + WR_IMAGE_CROP = 0x10, /* Write Image Crop */ + WR_DISPLAY_SIZE = 0x12, /* Write Display Size */ + WR_IMAGE_FREEZE = 0x1A, /* Write Image Freeze */ + WR_INPUT_IMAGE_SIZE = 0x2E, /* Write External Input Image Size */ + WR_RGB_LED_EN = 0x52, /* Write RGB LED Enable */ + WR_RGB_LED_CURRENT = 0x54, /* Write RGB LED Current */ + WR_RGB_LED_MAX_CURRENT = 0x5C, /* Write RGB LED Max Current */ + WR_DSI_HS_CLK = 0xBD, /* Write DSI HS Clock */ + RD_DEVICE_ID = 0xD4, /* Read Controller Device ID */ + WR_DSI_PORT_EN = 0xD7, /* Write DSI Port Enable */ +}; + +enum input_source { + INPUT_EXTERNAL_VIDEO = 0, + INPUT_TEST_PATTERN, + INPUT_SPLASH_SCREEN, +}; + +#define DEV_ID_MASK GENMASK(3, 0) +#define IMAGE_FREESE_EN BIT(0) +#define DSI_PORT_EN 0 +#define EXT_SOURCE_FMT_DSI 0 +#define RED_LED_EN BIT(0) +#define GREEN_LED_EN BIT(1) +#define BLUE_LED_EN BIT(2) +#define LED_MASK GENMASK(2, 0) +#define MAX_BYTE_SIZE 8 + +struct dlpc { + struct device *dev; + struct drm_bridge bridge; + struct drm_bridge *next_bridge; + struct device_node *host_node; + struct mipi_dsi_device *dsi; + struct drm_display_mode mode; + + struct gpio_desc *enable_gpio; + struct regulator *vcc_intf; + struct regulator *vcc_flsh; + struct regmap *regmap; + unsigned int dsi_lanes; +}; + +static inline struct dlpc *bridge_to_dlpc(struct drm_bridge *bridge) +{ + return container_of(bridge, struct dlpc, bridge); +} + +static bool dlpc_writeable_noinc_reg(struct device *dev, unsigned int reg) +{ + switch (reg) { + case WR_IMAGE_CROP: + case WR_DISPLAY_SIZE: + case WR_INPUT_IMAGE_SIZE: + case WR_DSI_HS_CLK: + return true; + default: + return false; + } +} + +static const struct regmap_range dlpc_volatile_ranges[] = { + { .range_min = 0x10, .range_max = 0xBF }, +}; + +static const struct regmap_access_table dlpc_volatile_table = { + .yes_ranges = dlpc_volatile_ranges, + .n_yes_ranges = ARRAY_SIZE(dlpc_volatile_ranges), +}; + +static struct regmap_config dlpc_regmap_config = { + .reg_bits = 8, + .val_bits = 8, + .max_register = WR_DSI_PORT_EN, + .writeable_noinc_reg = dlpc_writeable_noinc_reg, + .volatile_table = &dlpc_volatile_table, + .cache_type = REGCACHE_RBTREE, + .name = "dlpc3433", +}; + +static void dlpc_atomic_enable(struct drm_bridge *bridge, + struct drm_bridge_state *old_bridge_state) +{ + struct dlpc *dlpc = bridge_to_dlpc(bridge); + struct device *dev = dlpc->dev; + struct drm_display_mode *mode = &dlpc->mode; + struct regmap *regmap = dlpc->regmap; + char buf[MAX_BYTE_SIZE]; + unsigned int devid; + + regmap_read(regmap, RD_DEVICE_ID, &devid); + devid &= DEV_ID_MASK; + + DRM_DEV_DEBUG(dev, "DLPC3433 device id: 0x%02x\n", devid); + + if (devid != 0x01) { + DRM_DEV_ERROR(dev, "Unsupported DLPC device id: 0x%02x\n", devid); + return; + } + + /* disable image freeze */ + regmap_write(regmap, WR_IMAGE_FREEZE, IMAGE_FREESE_EN); + + /* enable DSI port */ + regmap_write(regmap, WR_DSI_PORT_EN, DSI_PORT_EN); + + memset(buf, 0, MAX_BYTE_SIZE); + + /* set image crop */ + buf[4] = mode->hdisplay & 0xff; + buf[5] = (mode->hdisplay & 0xff00) >> 8; + buf[6] = mode->vdisplay & 0xff; + buf[7] = (mode->vdisplay & 0xff00) >> 8; + regmap_noinc_write(regmap, WR_IMAGE_CROP, buf, MAX_BYTE_SIZE); + + /* set display size */ + buf[4] = mode->hdisplay & 0xff; + buf[5] = (mode->hdisplay & 0xff00) >> 8; + buf[6] = mode->vdisplay & 0xff; + buf[7] = (mode->vdisplay & 0xff00) >> 8; + regmap_noinc_write(regmap, WR_DISPLAY_SIZE, buf, MAX_BYTE_SIZE); + + /* set input image size */ + buf[0] = mode->hdisplay & 0xff; + buf[1] = (mode->hdisplay & 0xff00) >> 8; + buf[2] = mode->vdisplay & 0xff; + buf[3] = (mode->vdisplay & 0xff00) >> 8; + regmap_noinc_write(regmap, WR_INPUT_IMAGE_SIZE, buf, 4); + + /* set external video port */ + regmap_write(regmap, WR_INPUT_SOURCE, INPUT_EXTERNAL_VIDEO); + + /* set external video format select as DSI */ + regmap_write(regmap, WR_EXT_SOURCE_FMT, EXT_SOURCE_FMT_DSI); + + /* disable image freeze */ + regmap_write(regmap, WR_IMAGE_FREEZE, 0x00); + + /* enable RGB led */ + regmap_update_bits(regmap, WR_RGB_LED_EN, LED_MASK, + RED_LED_EN | GREEN_LED_EN | BLUE_LED_EN); + + msleep(10); +} + +static void dlpc_atomic_pre_enable(struct drm_bridge *bridge, + struct drm_bridge_state *old_bridge_state) +{ + struct dlpc *dlpc = bridge_to_dlpc(bridge); + int ret; + + gpiod_set_value(dlpc->enable_gpio, 1); + + msleep(500); + + ret = regulator_enable(dlpc->vcc_intf); + if (ret) + DRM_DEV_ERROR(dlpc->dev, + "failed to enable VCC_INTF regulator: %d\n", ret); + + ret = regulator_enable(dlpc->vcc_flsh); + if (ret) + DRM_DEV_ERROR(dlpc->dev, + "failed to enable VCC_FLSH regulator: %d\n", ret); + + msleep(10); +} + +static void dlpc_atomic_post_disable(struct drm_bridge *bridge, + struct drm_bridge_state *old_bridge_state) +{ + struct dlpc *dlpc = bridge_to_dlpc(bridge); + + regulator_disable(dlpc->vcc_flsh); + regulator_disable(dlpc->vcc_intf); + + msleep(10); + + gpiod_set_value(dlpc->enable_gpio, 0); + + msleep(500); +} + +#define MAX_INPUT_SEL_FORMATS 1 + +static u32 * +dlpc_atomic_get_input_bus_fmts(struct drm_bridge *bridge, + struct drm_bridge_state *bridge_state, + struct drm_crtc_state *crtc_state, + struct drm_connector_state *conn_state, + u32 output_fmt, + unsigned int *num_input_fmts) +{ + u32 *input_fmts; + + *num_input_fmts = 0; + + input_fmts = kcalloc(MAX_INPUT_SEL_FORMATS, sizeof(*input_fmts), + GFP_KERNEL); + if (!input_fmts) + return NULL; + + /* This is the DSI-end bus format */ + input_fmts[0] = MEDIA_BUS_FMT_RGB888_1X24; + *num_input_fmts = 1; + + return input_fmts; +} + +static void dlpc_mode_set(struct drm_bridge *bridge, + const struct drm_display_mode *mode, + const struct drm_display_mode *adjusted_mode) +{ + struct dlpc *dlpc = bridge_to_dlpc(bridge); + + drm_mode_copy(&dlpc->mode, adjusted_mode); +} + +static int dlpc_attach(struct drm_bridge *bridge, + enum drm_bridge_attach_flags flags) +{ + struct dlpc *dlpc = bridge_to_dlpc(bridge); + + return drm_bridge_attach(bridge->encoder, dlpc->next_bridge, bridge, flags); +} + +static const struct drm_bridge_funcs dlpc_bridge_funcs = { + .atomic_duplicate_state = drm_atomic_helper_bridge_duplicate_state, + .atomic_destroy_state = drm_atomic_helper_bridge_destroy_state, + .atomic_get_input_bus_fmts = dlpc_atomic_get_input_bus_fmts, + .atomic_reset = drm_atomic_helper_bridge_reset, + .atomic_pre_enable = dlpc_atomic_pre_enable, + .atomic_enable = dlpc_atomic_enable, + .atomic_post_disable = dlpc_atomic_post_disable, + .mode_set = dlpc_mode_set, + .attach = dlpc_attach, +}; + +static int dlpc3433_parse_dt(struct dlpc *dlpc) +{ + struct device *dev = dlpc->dev; + struct device_node *endpoint; + int ret; + + dlpc->enable_gpio = devm_gpiod_get(dev, "enable", GPIOD_OUT_LOW); + if (IS_ERR(dlpc->enable_gpio)) + return PTR_ERR(dlpc->enable_gpio); + + dlpc->vcc_intf = devm_regulator_get(dlpc->dev, "vcc_intf"); + if (IS_ERR(dlpc->vcc_intf)) + return dev_err_probe(dev, PTR_ERR(dlpc->vcc_intf), + "failed to get VCC_INTF supply\n"); + + dlpc->vcc_flsh = devm_regulator_get(dlpc->dev, "vcc_flsh"); + if (IS_ERR(dlpc->vcc_flsh)) + return dev_err_probe(dev, PTR_ERR(dlpc->vcc_flsh), + "failed to get VCC_FLSH supply\n"); + + dlpc->next_bridge = devm_drm_of_get_bridge(dev, dev->of_node, 1, 0); + if (IS_ERR(dlpc->next_bridge)) + return PTR_ERR(dlpc->next_bridge); + + endpoint = of_graph_get_endpoint_by_regs(dev->of_node, 0, 0); + dlpc->dsi_lanes = of_property_count_u32_elems(endpoint, "data-lanes"); + if (dlpc->dsi_lanes < 0 || dlpc->dsi_lanes > 4) { + ret = -EINVAL; + goto err_put_endpoint; + } + + dlpc->host_node = of_graph_get_remote_port_parent(endpoint); + if (!dlpc->host_node) { + ret = -ENODEV; + goto err_put_host; + } + + of_node_put(endpoint); + + return 0; + +err_put_host: + of_node_put(dlpc->host_node); +err_put_endpoint: + of_node_put(endpoint); + return ret; +} + +static int dlpc_host_attach(struct dlpc *dlpc) +{ + struct device *dev = dlpc->dev; + struct mipi_dsi_host *host; + struct mipi_dsi_device_info info = { + .type = "dlpc3433", + .channel = 0, + .node = NULL, + }; + + host = of_find_mipi_dsi_host_by_node(dlpc->host_node); + if (!host) { + DRM_DEV_ERROR(dev, "failed to find dsi host\n"); + return -EPROBE_DEFER; + } + + dlpc->dsi = mipi_dsi_device_register_full(host, &info); + if (IS_ERR(dlpc->dsi)) { + DRM_DEV_ERROR(dev, "failed to create dsi device\n"); + return PTR_ERR(dlpc->dsi); + } + + dlpc->dsi->mode_flags = MIPI_DSI_MODE_VIDEO_BURST; + dlpc->dsi->format = MIPI_DSI_FMT_RGB565; + dlpc->dsi->lanes = dlpc->dsi_lanes; + + return devm_mipi_dsi_attach(dev, dlpc->dsi); +} + +static int dlpc3433_probe(struct i2c_client *client) +{ + struct device *dev = &client->dev; + struct dlpc *dlpc; + int ret; + + dlpc = devm_kzalloc(dev, sizeof(*dlpc), GFP_KERNEL); + if (!dlpc) + return -ENOMEM; + + dlpc->dev = dev; + + dlpc->regmap = devm_regmap_init_i2c(client, &dlpc_regmap_config); + if (IS_ERR(dlpc->regmap)) + return PTR_ERR(dlpc->regmap); + + ret = dlpc3433_parse_dt(dlpc); + if (ret) + return ret; + + dev_set_drvdata(dev, dlpc); + i2c_set_clientdata(client, dlpc); + + dlpc->bridge.funcs = &dlpc_bridge_funcs; + dlpc->bridge.of_node = dev->of_node; + drm_bridge_add(&dlpc->bridge); + + ret = dlpc_host_attach(dlpc); + if (ret) { + DRM_DEV_ERROR(dev, "failed to attach dsi host\n"); + goto err_remove_bridge; + } + + return 0; + +err_remove_bridge: + drm_bridge_remove(&dlpc->bridge); + return ret; +} + +static int dlpc3433_remove(struct i2c_client *client) +{ + struct dlpc *dlpc = i2c_get_clientdata(client); + + drm_bridge_remove(&dlpc->bridge); + of_node_put(dlpc->host_node); + + return 0; +} + +static const struct i2c_device_id dlpc3433_id[] = { + { "ti,dlpc3433", 0 }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(i2c, dlpc3433_id); + +static const struct of_device_id dlpc3433_match_table[] = { + { .compatible = "ti,dlpc3433" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, dlpc3433_match_table); + +static struct i2c_driver dlpc3433_driver = { + .probe_new = dlpc3433_probe, + .remove = dlpc3433_remove, + .id_table = dlpc3433_id, + .driver = { + .name = "ti-dlpc3433", + .of_match_table = dlpc3433_match_table, + }, +}; +module_i2c_driver(dlpc3433_driver); + +MODULE_AUTHOR("Jagan Teki "); +MODULE_AUTHOR("Christopher Vollo "); +MODULE_DESCRIPTION("TI DLPC3433 MIPI DSI Display Controller Bridge"); +MODULE_LICENSE("GPL");