From patchwork Tue Aug 30 06:51:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 2331 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 82CC43F080 for ; Tue, 30 Aug 2022 08:51:43 +0200 (CEST) Received: by mail-pg1-f200.google.com with SMTP id 136-20020a63008e000000b0042d707c94fbsf790893pga.9 for ; Mon, 29 Aug 2022 23:51:43 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1661842302; cv=pass; d=google.com; s=arc-20160816; b=Z+XPjcxo5WcZhfhfP4FHuiz89x+8ATI5Ac3mA0e7OnU/R+hb8o2Tvk2DZMgUE0XCi5 m9yrTiAlV+P4RM6As2/8EjReoAn7ONh+cwoFIUAuQ4TK+lD5yTRBebJvPoLvtbKOW2zA 2s0Lw7EOoMnnMN1HoQ5sqFgh3i0oub/MLRkmk/KtTLfeS9H8OFXnfsD7HvL+xYNBFyCv BbD1ZkH6kQ2g7QhOJj4tkL3t8wNIVvTTNFcwUAZqJw40CxH/HDKzp0uqlXmMF4TpBB9Q CDnMhIMxCZaIzYydJVjHkC1ysr//lKBnwl3eOm40j8iepzGIE2Us9vT3H1Cb10NXx4l/ Cl+A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=VTmmeyoLUJAWvilgcT5U2jkJB6/3lJXUWDEinL/ZnQA=; b=J5qLARiL0thZAkxWDSFB1ClPxL9q0Yqm7SDxciNqX5dibMpsjNbgIQb7AySWG7w3Gk C/6dmTcyYbjWiFy6xAqgsM7ZFxPJ0+7pi9S/dWvvWO3t01YI3Wx0CTHt8CZU9MgCMrBE IHT7dKLz7GmgbpjIn814Esf02SMfRPwwgoOrucLA4TNnlhUMyZwWNr9pi/4fSCtm83+e 4/i4b35YyIEOfmGkY3Fl1ffX39lUenPOoLlpiP5zo4KiDUsW3c+AAz9D85dmuzGeXNif uR/FFbhk4aiTtkBj/SWTd2yVR8spfa1WiBNuokUNgpY2m5HRSYOzO79ydFjEwRUFqNWP nu4Q== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FCVYb2ZQ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:content-transfer-encoding:mime-version:message-id :date:subject:cc:to:from:from:to:cc; bh=VTmmeyoLUJAWvilgcT5U2jkJB6/3lJXUWDEinL/ZnQA=; b=qvEtUMOV5AwIQq3MzQCNQU7jEHk/jYsysBj8VfUEQWVUpL0isv+Zea3zkGRWz+R6pX XiPMqtXB46byoXHE9wgC6GSUoV4CXqStH3pClUjOvlfMKQR526b1njZ6lb1/P+v61NwC ZoNk+ytVYuubXx4W7FHvN8qlU6q7rWmeqm8KM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc; bh=VTmmeyoLUJAWvilgcT5U2jkJB6/3lJXUWDEinL/ZnQA=; b=FvRMYRDaJKnHKZTJCX7dciM6/jHUiAZZGqIhqdqT08LN5nM4SOilxkJOHsOrVFOWYh KA+xxvnx4Nsg46I1LQ10pE/IQ9L86WUkrPvKfUIdSXD5nzOduP/1Um2u8yDpDn8k6Qpg 486Fmwy5o5nvEcyM0W8PVTcn8Zkkr5Yr1Hk4qmXXTSwoXHGNQElb+CxbTlGB9xopWRRN 6CJupl1jEKQTzYDEvc5UHHMzZ1yC6CJrnP27i/xYGXfS4nKOt2JouGzMj96BtlLVBtbN mDI4aRGfyhLqe3g6WWbv41IXd49W7bMx1xdT8j9I14bJB4wvZ5oeREiBvbeqbKG54EvO XDvw== X-Gm-Message-State: ACgBeo016ytBXWxAdw/W2obklFHo/Q0MN0uAgzxy+zJaVXeTMRsTGmgG +/R1S0LsTHOg7r579TMF52ZS7UPP X-Google-Smtp-Source: AA6agR4IMy/700m0Y8URS1auqxFUtN83OlDWTI1vDpei4jZices18HQosS8pd38/kupv7GHDcOSkIw== X-Received: by 2002:a17:902:da86:b0:16f:93f:15a7 with SMTP id j6-20020a170902da8600b0016f093f15a7mr20167959plx.52.1661842302118; Mon, 29 Aug 2022 23:51:42 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:90a:8407:b0:1fb:474:3810 with SMTP id j7-20020a17090a840700b001fb04743810ls211890pjn.0.-pod-preprod-gmail; Mon, 29 Aug 2022 23:51:41 -0700 (PDT) X-Received: by 2002:a17:902:ce12:b0:172:9512:595d with SMTP id k18-20020a170902ce1200b001729512595dmr20340568plg.101.1661842301288; Mon, 29 Aug 2022 23:51:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661842301; cv=none; d=google.com; s=arc-20160816; b=J0jYjXWI3Jjj2gKsfn5t0emqxw2ihFyBPo8EGYoZ7Ob0IZuF2+KpMW9F3YFbKYU5xX HTetGGCJs0SD73nop/Nz9wKoqdHS0BPEIWkNay00xcUz+HzXy4ByX12Vyt5ETePSww8X 28TFcA+182z61lv+xQU50PEWUFX0x/4ncey/tp1oakIu6y1FyfehSGIQaHc+SpQxLt1l qZMmJ7yPBDrRs8Ih1ibepl7f+pV2qjr1cKV3pVWmHwqJM6SzjxS/ZwCbh6ORe+XJct1B F9rr8DggADqZPS2h/JrKBL9XKHVxOsw8OVgV16xCaCjvl2RkUJ6TvooyMzFB9ET7CRut /G8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=7pxVuvZKnwCDX91eUIsx5zUNymHQHE5pWZq79BjPPME=; b=hKM1VDVrESxhXbAv3yigYjcNOEK0G1jFAE+JasJAEyjC9vRinkmBqzIzO2F+C/+yL+ V9NLZRlI+9bCJvHqAwJEL31NHzQHYKmWslvd1WudHpqZ+lSkmQXY85YrK1fQ33C2jDZ1 0Nrsbm0FTT4AH9V7BFNowKLKy1m2HH6QdA1YJ6KkZgWyZs4YQ1KqhNH5FVUbzW3VFK3Z /0rm6fTcQKY9a5tU7FpRFbDaBKZFIU9Vp9F9pONJEkpPkmj9Cvo0uTtNU+XNoV1qX0ZI 8q/UIgJeObTWV0U0B6ZY4z7M6w820pxWKriWB3LBqPZ1Rm5xJ/OHlq2tzGNJ890ro0o0 cu4w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FCVYb2ZQ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id px11-20020a17090b270b00b001fda8a429casor2468515pjb.40.2022.08.29.23.51.41 for (Google Transport Security); Mon, 29 Aug 2022 23:51:41 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:90a:bc8d:b0:1fd:f4f1:d5da with SMTP id x13-20020a17090abc8d00b001fdf4f1d5damr4853360pjr.205.1661842300923; Mon, 29 Aug 2022 23:51:40 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a073:8d7b:a73a:5272:1b81]) by smtp.gmail.com with ESMTPSA id x14-20020a1709027c0e00b0016c78f9f024sm8854460pll.104.2022.08.29.23.51.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Aug 2022 23:51:40 -0700 (PDT) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: FUKAUMI Naoki , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki , Krzysztof Kozlowski Subject: [PATCH v3 1/3] dt-bindings: arm: rockchip: Document Radxa ROCK 4C+ Date: Tue, 30 Aug 2022 12:21:17 +0530 Message-Id: <20220830065119.120844-1-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FCVYb2ZQ; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Document the dt-bindings for Radxa ROCK 4C+ SBC. Key differences of 4C+ compared to previous ROCK Pi 4. - Rockchip RK3399-T SoC - DP from 4C replaced with micro HDMI 2K@60fps - 4-lane MIPI DSI with 1920*1080 - RK817 Audio codec Also, an official naming convention from Radxa mention to remove Pi from board name, so this 4C+ is named as Radxa ROCK 4C+ not Radxa ROCK Pi 4C+. Acked-by: Krzysztof Kozlowski Signed-off-by: Jagan Teki --- Changes for v3: - updated commit message Changes for v2: - fix line wrapping - collect Krzysztof Ack Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml index 7811ba64149c..ec3525fb1e60 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -537,6 +537,11 @@ properties: - const: radxa,rockpi4 - const: rockchip,rk3399 + - description: Radxa ROCK 4C+ + items: + - const: radxa,rock-4c-plus + - const: rockchip,rk3399 + - description: Radxa ROCK Pi E items: - const: radxa,rockpi-e From patchwork Tue Aug 30 06:51:18 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 2332 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5B7603F080 for ; Tue, 30 Aug 2022 08:51:57 +0200 (CEST) Received: by mail-pj1-f70.google.com with SMTP id e1-20020a17090a7c4100b001fd7e8c4eb1sf3461597pjl.1 for ; Mon, 29 Aug 2022 23:51:57 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1661842316; cv=pass; d=google.com; s=arc-20160816; b=fd/6x5j76FdJGVYgmlRzusye+Lb3wXpN63L017lrfugPd4rXi2a1LEOhpSI866pmMj AGL8M6kGfC4qVOnSfTRCp+a5eClbpXkfPsTKDtkBel/TeLCAvNcwOad/jmYZsrKQN8pE gixFFTvwEsUeLbc2oo4S+Q8LGzMidDZlB6KrhCPhvzHgeAsvQaAbcKbWRFNySB5m53Ho dJM1s10DfHJZIsJEBwtOTQyrs4uAhm2CT7boya2RcHUsdUVWiXldyDmsMgawyD2WXCr6 BnKT0hBupbHai7rGGiavaNQypPGgcloPJSsJI7DoQ5wz28MNo4vjQJtrP7AEaHat1PBP jAgQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=EGQcP7yu/P4xYq9W6NZHZzMOUmWM6JCCcQH7yvUwXZU=; b=UJumrL1EcU57h7Ne5T2OEVbK6FMJuXAFqgmgdriveDAIdqTXVdTglXJKNobwAEqERt 4EoVVXu7i/QbJllf1mpddX/Ird+yAH9HPfQjGAQh84lxP0vONu8y7EpT1i15GWeiIX1H HaOrAydbHp9DGITp/hXl1tWQ/KOCFDNCwU9bmufaYMNEp2v2qeRXot5MM4wX+gh1kyF8 dbPmwoBeNc1tfLJIsgONDRgSR8J8P5eFDBTIaR+RhpccqkWyXQXnV09UsoHAQi1weHRQ tefDmPJiJsNKWa6Q4ppVjUyp/V4KLbLQepQd1RzNQMZP2ZMfdSBxMIGouuxjoDoVkp0v rhgg== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oQRMAyIe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc; bh=EGQcP7yu/P4xYq9W6NZHZzMOUmWM6JCCcQH7yvUwXZU=; b=jetPzHH5cvJW1VHVFhj2U7MC+ydJDcAfemOfyXQja2vLIoNcOoAaF/WN3Mvr4ZB5KK x+oFQe89EsIMoGTGny2Lg21ssgzi4CXFVEfvqxn6aY1rldvnNnUsu9Xp9aybnujqJS7e XaKYPXgHv/RLppRL+It09LqWoQQqCaTFEJhvw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc; bh=EGQcP7yu/P4xYq9W6NZHZzMOUmWM6JCCcQH7yvUwXZU=; b=eWtT2Gj1mAa6RMY3HZJOszZ6sZSFjXVYEXegHs7ZTmYKBiAcAYL6BizmBwhpldLu7Q u/LyXXJmGiWeXEeM90mxFe5YPi+QLqzBBWy5xTsf9mz9OhP1GWgqPsfKtFJv6G7xWAfi qxC2VQZ5c2wjeob2qz9kGzzupYO9AbIvCGfOGVtz0MSy2YpancfFQzxb88ODTn+piQH0 ZqXnJFMwiRMkgO+tHX49u/LlaWYQG07/GEPHKZUA+XW9XCl0vCRJcz8cqOqmaHySthBt VYXV2qtZmN3YrHO3ko80lMPj5yDmgfEgPJTSObT/9NE0fs0t1FMi1xc4uX5xduxlZHUL 58wg== X-Gm-Message-State: ACgBeo33BeAMy6UJbhb933JY94l84kSEW01YKBfAEHaRrmhLBOu1HhBm HVYv2ymVkqnDZ+GJMxTwZtEbH3ay X-Google-Smtp-Source: AA6agR7zHUigTGX4BT1NGtO8B0ri32h3CAaKCaEwSK9mi/ZqVbOQtuT/T9NCh/a2RvaN41W7+GmU4w== X-Received: by 2002:a17:90a:1b65:b0:1f7:4725:aa6e with SMTP id q92-20020a17090a1b6500b001f74725aa6emr21797504pjq.179.1661842316195; Mon, 29 Aug 2022 23:51:56 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:903:14b:b0:170:d739:8cc9 with SMTP id r11-20020a170903014b00b00170d7398cc9ls7081559plc.10.-pod-prod-gmail; Mon, 29 Aug 2022 23:51:55 -0700 (PDT) X-Received: by 2002:a17:902:b10d:b0:172:a530:dd12 with SMTP id q13-20020a170902b10d00b00172a530dd12mr20299344plr.98.1661842315394; Mon, 29 Aug 2022 23:51:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661842315; cv=none; d=google.com; s=arc-20160816; b=dYM3pRvgBKj594rPgemGGx5dNXQ97vAN4FLd6crQTc9r2mTEgtae7Uh4El/K1PqG6H jx3ii8eB0YF5rU/J8h5ZnPjyGgMn5w1aQ1jO7rkSIVY90D16dxVtdgHBFgXK9cP1/QBW mz5qwc1QAqx06SJfnNUq5pxhybuOvKb3c/0Sfx9nxfI9/AJE5Qxu8aG78vVlzcMgNpRS 5sz2Ary/R3l3wd+lEHCaQJoFP/PIkKsAHZMrTVlEhEDh/L2uw5OFkbUJJYKokUYQc7td SZbJXVXZ6GcGNfAj6+HA2kBgy6Bybck32xyjkNUfm3EoaCQxGoq+DwxDQYT9ulzKYyzd T2Cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=FhUz9eJE2XOu3UgXEAzPMUljoPBJG7NhYNYPepyAZw0=; b=jV+Be4sJ+GRnkqnwuk9Bwt3Uy1vqBQFggLC2/lcsYtGu8dtTWP5WkL5HVeOAp9Xuyi x+1WWhSNn+JKHKa9r17SiOCddZDRI4o2yKCh7BZBJ/aubqR8sYroJXUyb1NHvhC1ORwg ekgAuR0kVzrGYOUgdYEG4ZSAX03gfKtiWiMQJ4vcE5zpSWr9epXMaBPl2B+qdPu1Hhn+ Pu1POFOlsx9gxFfIedmCwqCTL12i7UJpKMayqEspFOHWQl8SbdRCNzu8XokGlSr0jyz+ sFGX9hnUAf5ms9/fWS8NNWd19etKrkO2mlNRqzVyp/CE2WL5hfjHtXHsqTVyzfpMFGT1 c56Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oQRMAyIe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id w12-20020a170903310c00b0017272dec36fsor4731801plc.56.2022.08.29.23.51.55 for (Google Transport Security); Mon, 29 Aug 2022 23:51:55 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:902:f711:b0:170:9e3c:1540 with SMTP id h17-20020a170902f71100b001709e3c1540mr19537990plo.22.1661842315093; Mon, 29 Aug 2022 23:51:55 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a073:8d7b:a73a:5272:1b81]) by smtp.gmail.com with ESMTPSA id x14-20020a1709027c0e00b0016c78f9f024sm8854460pll.104.2022.08.29.23.51.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Aug 2022 23:51:54 -0700 (PDT) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: FUKAUMI Naoki , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH v3 2/3] arm64: dts: rockchip: Add RK3399-T OPP table Date: Tue, 30 Aug 2022 12:21:18 +0530 Message-Id: <20220830065119.120844-2-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220830065119.120844-1-jagan@amarulasolutions.com> References: <20220830065119.120844-1-jagan@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oQRMAyIe; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , RK3399-T is down-clocked version of RK3399 SoC operated at 1.5GHz. Add CPU operating points table for it. Signed-off-by: FUKAUMI Naoki Signed-off-by: Jagan Teki --- Changes for v3: - new patch .../arm64/boot/dts/rockchip/rk3399-t-opp.dtsi | 114 ++++++++++++++++++ 1 file changed, 114 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi diff --git a/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi new file mode 100644 index 000000000000..b41c765bd07b --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi @@ -0,0 +1,114 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2022 Radxa Limited + */ + +/ { + cluster0_opp: opp-table0 { + compatible = "operating-points-v2"; + opp-shared; + + opp00 { + opp-hz = /bits/ 64 <408000000>; + opp-microvolt = <875000 875000 1250000>; + clock-latency-ns = <40000>; + }; + opp01 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <875000 875000 1250000>; + }; + opp02 { + opp-hz = /bits/ 64 <816000000>; + opp-microvolt = <900000 900000 1250000>; + }; + opp03 { + opp-hz = /bits/ 64 <1008000000>; + opp-microvolt = <975000 975000 1250000>; + }; + }; + + cluster1_opp: opp-table1 { + compatible = "operating-points-v2"; + opp-shared; + + opp00 { + opp-hz = /bits/ 64 <408000000>; + opp-microvolt = <875000 875000 1250000>; + clock-latency-ns = <40000>; + }; + opp01 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <875000 875000 1250000>; + }; + opp02 { + opp-hz = /bits/ 64 <816000000>; + opp-microvolt = <875000 875000 1250000>; + }; + opp03 { + opp-hz = /bits/ 64 <1008000000>; + opp-microvolt = <925000 925000 1250000>; + }; + opp04 { + opp-hz = /bits/ 64 <1200000000>; + opp-microvolt = <1000000 1000000 1250000>; + }; + opp05 { + opp-hz = /bits/ 64 <1416000000>; + opp-microvolt = <1075000 1075000 1250000>; + }; + opp06 { + opp-hz = /bits/ 64 <1512000000>; + opp-microvolt = <1150000 1150000 1250000>; + }; + }; + + gpu_opp_table: opp-table2 { + compatible = "operating-points-v2"; + + opp00 { + opp-hz = /bits/ 64 <200000000>; + opp-microvolt = <875000 875000 1150000>; + }; + opp01 { + opp-hz = /bits/ 64 <300000000>; + opp-microvolt = <875000 875000 1150000>; + }; + opp02 { + opp-hz = /bits/ 64 <400000000>; + opp-microvolt = <875000 875000 1150000>; + }; + opp03 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt = <975000 975000 1150000>; + }; + }; +}; + +&cpu_l0 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_l1 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_l2 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_l3 { + operating-points-v2 = <&cluster0_opp>; +}; + +&cpu_b0 { + operating-points-v2 = <&cluster1_opp>; +}; + +&cpu_b1 { + operating-points-v2 = <&cluster1_opp>; +}; + +&gpu { + operating-points-v2 = <&gpu_opp_table>; +}; From patchwork Tue Aug 30 06:51:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 2333 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 618863F080 for ; Tue, 30 Aug 2022 08:52:07 +0200 (CEST) Received: by mail-pf1-f199.google.com with SMTP id 14-20020a056a00072e00b0053689e4d0e5sf4123328pfm.5 for ; Mon, 29 Aug 2022 23:52:07 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1661842326; cv=pass; d=google.com; s=arc-20160816; b=JshVv90bdYAqtyqeSggqnjy4Mkt3g9EXhOymvpTcB6cHuc1tkeOzDBCjE9RWTKCSlX 4dpS6r1GQ5o0TqPJlCQ5EV6sMzOxhCZYtqtmiifXsgreeqCcbpoN9RZR00AGSjhum4v0 3B2RXX1mAmAP26rP6e018wo8uuPOAUUUdSPlXE2rxoauTSoEKBAZI6a339Fi7vQUX113 TohlEpaYLfy6kEHLOt+aeoCt1N+wqAf+2/URXrLFtlyqTiHPrlqUjRGhDyOn+V/zCHza ZJWT30pEdHWdSitQXxTAuZB+oZxj7UGLVIQH3qqSPQSFFXFhUEhCjhMr8L4eyicVa8U+ hoIg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=GfYuj9//zfJ5c1Hp9pcFMvD5F9vKL+9ETLuE7Kg9PIg=; b=V+i9G+6F5XX0RWGjvgOh9tQ8Efgdb4mfPSmnba/vDJAswG4blHrWQ6P+QO0hkr6QSD HcImSUdiC0ooUz62I3UQUsQg913oPwFWCdV3pdULY1RlAXLaiGoy/7EiRBy0ZsuHKWBj Ob3MVVOC2qZ/HfvosFY9ikspdEawijBgPwjPMPDsvnbARGhNly6nRaoTOiP0HSkwTQQp 92hCmk4XeZoVOuY4ZMh1CE+/BB3UYOHTO0t1WekfWgBYCsC2UCRo68bYaYm9OGw1KE0u /FYof9jQNq6omAlZrFSsd/obiuDl5/GiqYPZuRGZULSLqvK2FgHOT/RVzppOgRDLgd8L bIhA== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=bX3OIOzW; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:content-transfer-encoding:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc; bh=GfYuj9//zfJ5c1Hp9pcFMvD5F9vKL+9ETLuE7Kg9PIg=; b=VHgWPLT3gWnckXUvSB+3sqGwzA14MfsCW/RFWz8fMNxR38PAlFW9Ch3kfPyQt5xe9/ Gtny3N/BVX3SSjkaa6+lZv4X7xHjkpVjrf9E/yvtvfQ5VuI69CBGci4HRWK6WqQepEDa BrFO1bTiRK1ZAAP4rlxasRz/gf7N/Lazul/fI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc; bh=GfYuj9//zfJ5c1Hp9pcFMvD5F9vKL+9ETLuE7Kg9PIg=; b=16MnONVrErt7uVa0C6KmxIAaK1EoRW64MdLDsMelD4GXHxCnSLTE856f48WrmcXJf6 PdyP1u4hcIFUFYKkR1gZ2hNVdAwUM024+oMEEMdJY6LF+lw+GwonvFyZuT2HW7Om9NYy 1chAPeE5ClzM9Pk92q99+g5BD4AiFoAHoh67HtQxP0h+jB2vy/uG8BvJ4ocdcMY1Fx+c Ebd9Yt2asSBuT49ZWcoXrQHzHJjOUHnQkMTQgJ5Wc3JB+EOIIN2FVGxeFIRFWJDmXGMF Np85Rm4SzqaGs5xqwi33vt38YLHW22jPdJOMvpli2q57zZAUFHwOhzxHS6WX6wn9prvM 9qug== X-Gm-Message-State: ACgBeo0zAE2Rp4DuxOa0tpMeY9MQsPa8I5COQfsxcoF396AKMniueoVZ +cSaIC8IAsM0e6NPXbqCD/qhyRCg X-Google-Smtp-Source: AA6agR46ufM5Pn8gurOL7bEAqTcOcMEuTOG4+cAnvhZfA9nGzCgSqS5VVDIUd2kgza24+9p399brSQ== X-Received: by 2002:a17:903:2601:b0:174:3e42:6bb1 with SMTP id jd1-20020a170903260100b001743e426bb1mr18584913plb.90.1661842326151; Mon, 29 Aug 2022 23:52:06 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:90a:4e8f:b0:1fd:71dc:65f5 with SMTP id o15-20020a17090a4e8f00b001fd71dc65f5ls6271889pjh.3.-pod-canary-gmail; Mon, 29 Aug 2022 23:52:05 -0700 (PDT) X-Received: by 2002:a17:90a:d991:b0:1fd:ecc8:9991 with SMTP id d17-20020a17090ad99100b001fdecc89991mr5647269pjv.233.1661842325174; Mon, 29 Aug 2022 23:52:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661842325; cv=none; d=google.com; s=arc-20160816; b=DrCBok8f1wEYbpaKejpHCbBZwmFHwNw2YXUPxWSh194W8c8rpqicb4KM9Ni0PTczeu Ld3jfqGwIs5EeO7wr6s7qG8kBEWij9KGP2CINQsbWJr+Lwfx4lFF0SnvpwupuTFhsdLj h4I0PAJxtYxI4PMhnqbVsqjgxz2LYnUgzxjZw4dDOCbY0k4HIOf4m1GaR31vq5a45gkz IJ0Xiw67gJCKm24X7tdplRPLhdP12OZtnQLVOB4COPG5HzkqP2Pf1K25mHUVTcx4Uw4m LaRoPwlhuZ5Vt1gSSgAaz9re05piHiH4Kbzsw2yH1vtKHGvndDFMyCiEyBaluLR4Rhtz N41g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=HN8W/ao1oDMk7Qu/3pfC3YhFdv1m1iKqT7yLZB4R+J8=; b=Hsa4q4spGEVelQFOYLUUYprzfqwxZ2KI/xifbJB93Yk6GGXucPlog/kFMPTgeq9K33 u+KbHaLKRwmyEkGiEBCofnyCBlQJbBTQq50ILJEBt0EgOsf28KY5TXmcCaeSprUQGy2E AsV3dK3S/HxBu+f32xOs1l6ufPIM+lWdjNXsvfeNAtbwv21+E2o/J+iAvqI4JW4/wEvH W+Zld/qaqF149xXrBgGiKqxvWOQhVyeJiQDGW4sXGZZ8+d86RkkfG3mvpRh1Ai5HRn60 jzb7oXzlis3dGnH66arAMEXrTPkBdDMPFqXKTy9/bnwOSMPRLAk6/9arRECjHE6Dwrg6 TlQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=bX3OIOzW; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id dw18-20020a056a00369200b00537b2122dc0sor5798591pfb.6.2022.08.29.23.52.05 for (Google Transport Security); Mon, 29 Aug 2022 23:52:05 -0700 (PDT) Received-SPF: pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a63:1043:0:b0:429:fd41:b7cb with SMTP id 3-20020a631043000000b00429fd41b7cbmr16467075pgq.442.1661842324781; Mon, 29 Aug 2022 23:52:04 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c00a:a073:8d7b:a73a:5272:1b81]) by smtp.gmail.com with ESMTPSA id x14-20020a1709027c0e00b0016c78f9f024sm8854460pll.104.2022.08.29.23.52.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Aug 2022 23:52:04 -0700 (PDT) From: Jagan Teki To: Heiko Stuebner , Rob Herring , Krzysztof Kozlowski Cc: FUKAUMI Naoki , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-amarula@amarulasolutions.com, Jagan Teki , Stephen Chen , Manoj Sai Subject: [PATCH v3 3/3] arm64: dts: rockchip: rk3399: Radxa ROCK 4C+ Date: Tue, 30 Aug 2022 12:21:19 +0530 Message-Id: <20220830065119.120844-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220830065119.120844-1-jagan@amarulasolutions.com> References: <20220830065119.120844-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-Original-Sender: jagan@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=bX3OIOzW; spf=pass (google.com: domain of jagan@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=jagan@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for Radxa ROCK 4C+ SBC. Key differences of 4C+ compared to previous ROCK Pi 4. - Rockchip RK3399-T SoC - DP from 4C replaced with micro HDMI 2K@60fps - 4-lane MIPI DSI with 1920*1080 - RK817 Audio codec Also, an official naming convention from Radxa mention to remove Pi from board name, so this 4C+ is named as Radxa ROCK 4C+ not Radxa ROCK Pi 4C+. Signed-off-by: Stephen Chen Signed-off-by: Manoj Sai Signed-off-by: Jagan Teki --- Changes for v3: - updated commit message - include sdhci in aliases - add i2s2 - add sdmmc cd-gpios - use rk3399-t-opp.dtsi Changes for v2: - s/vcc-sys/vcc5v0-sys-regulator - used proper node name 'regulator' for syr828 regulator nodes. - fix line wrapping. arch/arm64/boot/dts/rockchip/Makefile | 1 + .../boot/dts/rockchip/rk3399-rock-4c-plus.dts | 647 ++++++++++++++++++ 2 files changed, 648 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3399-rock-4c-plus.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile index ef79a672804a..f92637eb6f90 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -46,6 +46,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-puma-haikou.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-roc-pc.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-roc-pc-mezzanine.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-roc-pc-plus.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-rock-4c-plus.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-rock-pi-4a.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-rock-pi-4a-plus.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3399-rock-pi-4b.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rock-4c-plus.dts b/arch/arm64/boot/dts/rockchip/rk3399-rock-4c-plus.dts new file mode 100644 index 000000000000..33c5976d158e --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3399-rock-4c-plus.dts @@ -0,0 +1,647 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2019 Radxa Limited + * Copyright (c) 2022 Amarula Solutions(India) + */ + +/dts-v1/; +#include "rk3399.dtsi" +#include "rk3399-t-opp.dtsi" + +/ { + model = "Radxa ROCK 4C+"; + compatible = "radxa,rock-4c-plus", "rockchip,rk3399"; + + aliases { + mmc0 = &sdmmc; + mmc1 = &sdhci; + }; + + chosen { + stdout-path = "serial2:1500000n8"; + }; + + sdio_pwrseq: sdio-pwrseq { + compatible = "mmc-pwrseq-simple"; + clocks = <&rk809 1>; + clock-names = "ext_clock"; + pinctrl-names = "default"; + pinctrl-0 = <&wifi_enable_h>; + reset-gpios = <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + }; + + clkin_gmac: external-gmac-clock { + compatible = "fixed-clock"; + clock-frequency = <125000000>; + clock-output-names = "clkin_gmac"; + #clock-cells = <0>; + }; + + vcc5v0_sys: vcc5v0-sys-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + vcc5v0_host1: vcc5v0-host-regulator { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio3 RK_PD6 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&vcc5v0_host_en>; + regulator-name = "vcc5v0_host1"; + regulator-always-on; + regulator-boot-on; + vin-supply = <&vcc5v0_host0_s0>; + }; + + vcc5v0_typec: vcc5v0-typec-regulator { + compatible = "regulator-fixed"; + enable-active-high; + gpio = <&gpio1 RK_PA3 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&vcc5v0_typec0_en>; + regulator-name = "vcc5v0_typec"; + regulator-always-on; + regulator-boot-on; + vin-supply = <&vcc5v0_sys>; + }; + + vcc_lan: vcc3v3-phy-regulator { + compatible = "regulator-fixed"; + regulator-name = "vcc_lan"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; +}; + +&cpu_l0 { + cpu-supply = <&vdd_cpu_l>; +}; + +&cpu_l1 { + cpu-supply = <&vdd_cpu_l>; +}; + +&cpu_l2 { + cpu-supply = <&vdd_cpu_l>; +}; + +&cpu_l3 { + cpu-supply = <&vdd_cpu_l>; +}; + +&cpu_b0 { + cpu-supply = <&vdd_cpu_b>; +}; + +&cpu_b1 { + cpu-supply = <&vdd_cpu_b>; +}; + +&emmc_phy { + status = "okay"; +}; + +&gmac { + assigned-clocks = <&cru SCLK_RMII_SRC>; + assigned-clock-parents = <&clkin_gmac>; + clock_in_out = "input"; + phy-supply = <&vcc_lan>; + phy-mode = "rgmii"; + pinctrl-names = "default"; + pinctrl-0 = <&rgmii_pins>; + snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>; + snps,reset-active-low; + snps,reset-delays-us = <0 10000 50000>; + tx_delay = <0x2a>; + rx_delay = <0x21>; + status = "okay"; +}; + +&gpu { + mali-supply = <&vdd_gpu>; + status = "okay"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c3>; + pinctrl-names = "default"; + pinctrl-0 = <&hdmi_cec>; + status = "okay"; +}; + +&hdmi_sound { + status = "okay"; +}; + +&i2c0 { + status = "okay"; + i2c-scl-falling-time-ns = <30>; + i2c-scl-rising-time-ns = <180>; + clock-frequency = <400000>; + + rk809: pmic@20 { + compatible = "rockchip,rk809"; + reg = <0x20>; + interrupt-parent = <&gpio1>; + interrupts = ; + #clock-cells = <1>; + clock-output-names = "rk808-clkout1", "rk808-clkout2"; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_int_l>; + rockchip,system-power-controller; + wakeup-source; + + vcc1-supply = <&vcc5v0_sys>; + vcc2-supply = <&vcc5v0_sys>; + vcc3-supply = <&vcc5v0_sys>; + vcc4-supply = <&vcc5v0_sys>; + vcc5-supply = <&vcc_buck5>; + vcc6-supply = <&vcc_buck5>; + vcc7-supply = <&vcc5v0_sys>; + vcc8-supply = <&vcc3v3_sys>; + vcc9-supply = <&vcc5v0_sys>; + + regulators { + vdd_log: DCDC_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <1350000>; + regulator-initial-mode = <0x2>; + regulator-name = "vdd_log"; + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <900000>; + }; + }; + + vdd_cpu_l: DCDC_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <1350000>; + regulator-ramp-delay = <6001>; + regulator-initial-mode = <0x2>; + regulator-name = "vdd_cpu_l"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_ddr"; + regulator-initial-mode = <0x2>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc3v3_sys: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-initial-mode = <0x2>; + regulator-name = "vcc3v3_sys"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc_buck5: DCDC_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc_buck5"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcca_0v9: LDO_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <900000>; + regulator-name = "vcca_0v9"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8: LDO_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vcc0v9_soc: LDO_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <900000>; + regulator-name = "vcc0v9_soc"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <900000>; + }; + }; + + vcca_1v8: LDO_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcca_1v8"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_mipi: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3000000>; + regulator-max-microvolt = <3000000>; + regulator-name = "vcc_mipi"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v5: LDO_REG6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1500000>; + regulator-max-microvolt = <1500000>; + regulator-name = "vcc_1v5"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_3v0: LDO_REG7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3000000>; + regulator-max-microvolt = <3000000>; + regulator-name = "vcc_3v0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd: LDO_REG8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vccio_sd"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_cam: LDO_REG9 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc_cam"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc5v0_host0_s0: SWITCH_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc5v0_host0_s0"; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + lcd_3v3: SWITCH_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-name = "lcd_3v3"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; + + vdd_cpu_b: regulator@40 { + compatible = "silergy,syr827"; + reg = <0x40>; + fcs,suspend-voltage-selector = <1>; + regulator-compatible = "fan53555-reg"; + pinctrl-0 = <&vsel1_gpio>; + vsel-gpios = <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>; + regulator-name = "vdd_cpu_b"; + regulator-min-microvolt = <712500>; + regulator-max-microvolt = <1500000>; + regulator-ramp-delay = <1000>; + regulator-always-on; + regulator-boot-on; + vin-supply = <&vcc5v0_sys>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_gpu: regulator@41 { + compatible = "silergy,syr828"; + reg = <0x41>; + fcs,suspend-voltage-selector = <1>; + regulator-compatible = "fan53555-reg"; + pinctrl-0 = <&vsel2_gpio>; + vsel-gpios = <&gpio1 RK_PB6 GPIO_ACTIVE_HIGH>; + regulator-name = "vdd_gpu"; + regulator-min-microvolt = <712500>; + regulator-max-microvolt = <1500000>; + regulator-ramp-delay = <1000>; + regulator-always-on; + regulator-boot-on; + vin-supply = <&vcc5v0_sys>; + regulator-initial-mode = <1>; /* 1:force PWM 2:auto */ + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&i2c3 { + i2c-scl-rising-time-ns = <450>; + i2c-scl-falling-time-ns = <15>; + status = "okay"; +}; + +&i2s2 { + status = "okay"; +}; + +&io_domains { + bt656-supply = <&vcc_3v0>; + gpio1830-supply = <&vcc_3v0>; + sdmmc-supply = <&vccio_sd>; + status = "okay"; +}; + +&pinctrl { + bt { + bt_enable_h: bt-enable-h { + rockchip,pins = <0 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + bt_host_wake_l: bt-host-wake-l { + rockchip,pins = <0 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + bt_wake_l: bt-wake-l { + rockchip,pins = <2 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pmic { + pmic_int_l: pmic-int-l { + rockchip,pins = <1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + vsel1_gpio: vsel1-gpio { + rockchip,pins = <1 RK_PC1 RK_FUNC_GPIO &pcfg_pull_down>; + }; + + vsel2_gpio: vsel2-gpio { + rockchip,pins = <1 RK_PB6 RK_FUNC_GPIO &pcfg_pull_down>; + }; + }; + + sdmmc { + sdmmc_bus4: sdmmc-bus4 { + rockchip,pins = <4 8 1 &pcfg_pull_up_8ma>, + <4 9 1 &pcfg_pull_up_8ma>, + <4 10 1 &pcfg_pull_up_8ma>, + <4 11 1 &pcfg_pull_up_8ma>; + }; + + sdmmc_clk: sdmmc-clk { + rockchip,pins = <4 12 1 &pcfg_pull_none_18ma>; + }; + + sdmmc_cmd: sdmmc-cmd { + rockchip,pins = <4 13 1 &pcfg_pull_up_8ma>; + }; + }; + + usb-typec { + vcc5v0_typec0_en: vcc5v0-typec-en { + rockchip,pins = <1 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + usb2 { + vcc5v0_host_en: vcc5v0-host-en { + rockchip,pins = <3 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + wifi { + wifi_enable_h: wifi-enable-h { + rockchip,pins = <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + wifi_host_wake_l: wifi-host-wake-l { + rockchip,pins = <0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +&pmu_io_domains { + pmu1830-supply = <&vcc_3v0>; + status = "okay"; +}; + +&saradc { + status = "okay"; + vref-supply = <&vcc_1v8>; +}; + +&sdhci { + max-frequency = <150000000>; + bus-width = <8>; + mmc-hs400-1_8v; + supports-emmc; + non-removable; + mmc-hs400-enhanced-strobe; + status = "okay"; +}; + +&sdio0 { + #address-cells = <1>; + #size-cells = <0>; + bus-width = <4>; + clock-frequency = <50000000>; + cap-sdio-irq; + cap-sd-highspeed; + keep-power-in-suspend; + mmc-pwrseq = <&sdio_pwrseq>; + non-removable; + pinctrl-names = "default"; + pinctrl-0 = <&sdio0_bus4 &sdio0_cmd &sdio0_clk>; + sd-uhs-sdr104; + status = "okay"; + + brcmf: wifi@1 { + compatible = "brcm,bcm4329-fmac"; + reg = <1>; + interrupt-parent = <&gpio0>; + interrupts = ; + interrupt-names = "host-wake"; + pinctrl-names = "default"; + pinctrl-0 = <&wifi_host_wake_l>; + }; +}; + +&sdmmc { + bus-width = <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <800>; + disable-wp; + pinctrl-names = "default"; + pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_bus4>; + cd-gpios = <&gpio0 RK_PA7 GPIO_ACTIVE_LOW>; + vqmmc-supply = <&vccio_sd>; + status = "okay"; +}; + +&tcphy0 { + status = "okay"; +}; + +&tcphy1 { + status = "okay"; +}; + +&u2phy0 { + status = "okay"; + + u2phy0_otg: otg-port { + status = "okay"; + }; + + u2phy0_host: host-port { + phy-supply = <&vcc5v0_host1>; + status = "okay"; + }; +}; + +&u2phy1 { + status = "okay"; + + u2phy1_otg: otg-port { + status = "okay"; + }; + + u2phy1_host: host-port { + phy-supply = <&vcc5v0_host1>; + status = "okay"; + }; +}; + +&uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>; + status = "okay"; + + bluetooth { + compatible = "brcm,bcm4345c5"; + clocks = <&rk809 1>; + clock-names = "lpo"; + device-wakeup-gpios = <&gpio2 RK_PD3 GPIO_ACTIVE_HIGH>; + host-wakeup-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_HIGH>; + shutdown-gpios = <&gpio0 RK_PB1 GPIO_ACTIVE_HIGH>; + max-speed = <1500000>; + pinctrl-names = "default"; + pinctrl-0 = <&bt_host_wake_l &bt_wake_l &bt_enable_h>; + vbat-supply = <&vcc3v3_sys>; + vddio-supply = <&vcc_1v8>; + }; +}; + +&uart2 { + status = "okay"; +}; + +&usb_host0_ehci { + status = "okay"; +}; + +&usb_host0_ohci { + status = "okay"; +}; + +&usb_host1_ehci { + status = "okay"; +}; + +&usb_host1_ohci { + status = "okay"; +}; + +&usbdrd3_0 { + extcon = <&u2phy0>; + status = "okay"; +}; + +&usbdrd_dwc3_0 { + status = "okay"; + dr_mode = "host"; +}; + +&usbdrd3_1 { + status = "okay"; +}; + +&usbdrd_dwc3_1 { + status = "okay"; + dr_mode = "host"; +}; + +&vopb { + status = "okay"; +}; + +&vopb_mmu { + status = "okay"; +}; + +&vopl { + status = "okay"; +}; + +&vopl_mmu { + status = "okay"; +};