From patchwork Sun Nov 13 18:07:06 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2481 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 28FC83F1F5 for ; Sun, 13 Nov 2022 19:07:20 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id w17-20020a056402269100b00461e28a75ccsf6770735edd.8 for ; Sun, 13 Nov 2022 10:07:20 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1668362840; cv=pass; d=google.com; s=arc-20160816; b=Pc4yfPQvTRKJRj1hmJDgDoeVBwZbi7azu7cfrXxCBFd5VNFowUIYufERKYY5gIXJpL p6uF1XATVHElsx0x9e94b80Dmuc8br9RS3g3ZJku9i96JE08FtoCUdlSoWPvF80FQbBG 8qDpcGAIA9DyOZqw22+a0FCbANIzA+DetBYd+/OQ55VL/wI2EIfOnAm0rv7iO2zTJsIq Vpi49xfFoLbJIIO9yChPs+fHLIQ0aWoZRDWETygS40fKN5Mfvdcseg03RbxOoeNRkgCp JXPi5jCfIpuZS/sCAkLZ3mZKMs5LighzGRw167Gg6wRWM0SA4nP90MODpmwMV263xfIE yBng== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=0EkBmUMGiilyKYF6J8SnD+mhAicCG1rNgV6aeVdlolw=; b=JZQqVq9VXK5T7esRvQUAxv6Dy8hXEmvJbCJXSxE+X9JQAuRjPoOqbbsDtT1kx3kLst JaIHKWCw/PgFIxGb0aSXzuJnViv5oIXld6S14Wg+CFTr3Vaq5aEGKrzDXyQlVL5gZ889 LP9TF1U4kX3D0qzRLugqHjYMeuElFR5/7F7RFHYUHcPaak4N0qwoKmFkCgnILtmlQquT VAG1UfD6zHscBiN4bSlm2v0X26aPO649twtfV7uKJg/59+KgXeKG4F9mVcTaavjRFFoQ m7NXDhiohgfhqe0r2yIWYL6O5y+xBbeBwGjqHxT5347a1STasc+K9RzA757OizP9lP0v z6Hw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kaKpU7Pg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=0EkBmUMGiilyKYF6J8SnD+mhAicCG1rNgV6aeVdlolw=; b=RiwCK/q/krN6cJiwisbwklSvaIF0OvwhOm32Gv4C9zoSET7G/HD9h9bVbe8NZMjBAT MXOhz0KV2YULb+amu8h1uTA9y7l4EGeNozCUfWPvcyO8y867TZFh4L4Yly8Qmf7PedRY n7EPPzQb7zCdXamM5gKIOLNyf6mtH5/35r8fo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=0EkBmUMGiilyKYF6J8SnD+mhAicCG1rNgV6aeVdlolw=; b=sM0aq3h6k/feEG2m5cMmwHRkBwEhU/AfZqQRdRyW4DU4YYuJYrYum6wO9Uo+lkgHb6 dARiihupDi2blaWO6rcam7FSnJYjkVyWcgnFJeIiOQZ8s3c3i8e7qfnR7Ucka62rONsF q6gMzoC668bThEYeHEDEH5S/cXNgS33uAq/xhAiLHCt/ldxoeiQ3qiLbzkqJ81RSRghF XxwMhijg+CH71P+pynmRWvXtFsNrci4xL/5vouNOm2E7cEOL6NfZQk02bFGf9FKKSyQM LR2rbOhVvl4GJJ12IPYO7Tu7ENHoJZeqjy3Lbtvi/wz3AiGdQMrrQhgfgFxySgwNUyad ngyA== X-Gm-Message-State: ANoB5pnEFriLZoOJCUe38rJL7iaAHXu4kk7aUMU2uDmBBmAHtUmlO2Tq yx0mNvP0cdPaMOV+0ozdq52idZxV X-Google-Smtp-Source: AA0mqf7LHjpX0vxpKbX9nCRVWpx1DfJopnJbFuvLkMPwK123KjVCc3z5WeTn5w7PMbOMG+ZRRUM5uA== X-Received: by 2002:a17:906:7102:b0:7ad:b45c:dd7a with SMTP id x2-20020a170906710200b007adb45cdd7amr8199328ejj.292.1668362839760; Sun, 13 Nov 2022 10:07:19 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:35d0:b0:45c:bfd9:fb45 with SMTP id z16-20020a05640235d000b0045cbfd9fb45ls2526947edc.3.-pod-prod-gmail; Sun, 13 Nov 2022 10:07:18 -0800 (PST) X-Received: by 2002:a50:8e16:0:b0:463:69bc:c574 with SMTP id 22-20020a508e16000000b0046369bcc574mr8690700edw.120.1668362838581; Sun, 13 Nov 2022 10:07:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668362838; cv=none; d=google.com; s=arc-20160816; b=zVoNkuli1HHtLA3hI212oeKJmFXHIINZpUSMDKK/bN92VKvaBnMGqCQGLaiyYvT5Gx huuZ3ZXdXeb6zDXQso1Rorh9HP2URnhsvfwuoRCpq4IxtFbvSfJSE1z4QP4pDq/z+7Q5 1jAOwhne1B0mBgBxSQbq0j0oMkseb7B71tRJfYcOx8KH6itYllIUEySbbaM+vbF2Y44a k6EFb1KaTHbvaSjJjp9u3F1OzdE+bHjR89GFenDV+6Hnf89vcafl1jE6YQj7DxTklMu1 6fzArVuwBX1kMn9hMb5AP1GkbulqtPi1E7mSPtw7RtQM/WScpQzWhxz4if9C0UY6LfZM NkJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=gnyf91bipF2JRLTPkhwmHfUpzi0ppPqPGAVM2YEgVXE=; b=ty5xKHIase6kMCGEJIOFF4SRxhE4nCVOH+gA0VJ/OazUKpkY0Fja9hFmu8KGxoxXtg AuHkrpoiGhDhEelqPtftYN7WGxji1Em8earO358p33wZrzCu35FJHjhTisDLMiZxItbn apQCnZde0l2y6t+Lu6v4fZD1C1gU1NW2Pe74psAwsgu+fooGZLj6OSMv4iNB63JP5Wf1 nf8a0qr+AwuED0YSxwL/XD2J0FHuM8SY6FAdItwWXGVevuUGukrX4Rkb3uQVzDhrr9Cb eWJ+49VmT8Mr69CykpM0X6sAfALmgJA/GR87W7YSZfxOb2wRlONBGCfSfJjYOZxUy9AW 5PNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kaKpU7Pg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id q16-20020a170906389000b00780d5ee1ce6sor3012288ejd.71.2022.11.13.10.07.18 for (Google Transport Security); Sun, 13 Nov 2022 10:07:18 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:a20c:b0:7ae:27a7:2a66 with SMTP id r12-20020a170906a20c00b007ae27a72a66mr8220123ejy.72.1668362838299; Sun, 13 Nov 2022 10:07:18 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-40-103-33.business.telecomitalia.it. [79.40.103.33]) by smtp.gmail.com with ESMTPSA id n11-20020a170906118b00b007a8de84ce36sm3171058eja.206.2022.11.13.10.07.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Nov 2022 10:07:17 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , NXP Linux Team , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 1/5] clk: imx8mn: rename vpu_pll to m7_alt_pll Date: Sun, 13 Nov 2022 19:07:06 +0100 Message-Id: <20221113180710.1625410-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> References: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kaKpU7Pg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , There is no occurrence of vpu pll in the reference manual (document IMX8MNRM Rev 2, 07/2022). From an analysis of the code and the RM itself, I think vpu pll is used instead of m7 alternate pll, probably for copy and paste of code taken from modules of similar architectures. As an example for all, if we consider the second row of the "Clock Root" table of chapter 5 (Clocks and Power Management) of the RM: Clock Root offset Source Select (CCM_TARGET_ROOTn[MUX]) ... ... ... ARM_M7_CLK_ROOT 0x8080 000 - 24M_REF_CLK 001 - SYSTEM_PLL2_DIV5 010 - SYSTEM_PLL2_DIV4 011 - M7_ALT_PLL_CLK 100 - SYSTEM_PLL1_CLK 101 - AUDIO_PLL1_CLK 110 - VIDEO_PLL_CLK 111 - SYSTEM_PLL3_CLK ... ... ... but in the source code, the imx8mn_m7_sels clocks list contains vpu_pll for the source select bits 011b. So, let's rename "vpu_pll" to "m7_alt_pll" to be consistent with the RM. No functional changes intended. Signed-off-by: Dario Binacchi --- drivers/clk/imx/clk-imx8mn.c | 16 ++++++++-------- include/dt-bindings/clock/imx8mn-clock.h | 8 ++++---- 2 files changed, 12 insertions(+), 12 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index d37c45b676ab..72f9563a0ff6 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -30,7 +30,7 @@ static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; -static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; +static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; @@ -40,7 +40,7 @@ static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pl static const char * const imx8mn_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; -static const char * const imx8mn_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "vpu_pll_out", +static const char * const imx8mn_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "m7_alt_pll_out", "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; static const char * const imx8mn_gpu_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", @@ -252,10 +252,10 @@ static const char * const imx8mn_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", - "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", + "m7_alt_pll_out", "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; -static const char * const imx8mn_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "vpu_pll_out", +static const char * const imx8mn_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "m7_alt_pll_out", "sys_pll3_out", "sys_pll2_200m", "sys_pll1_266m", "sys_pll2_500m", "sys_pll1_100m", }; @@ -352,7 +352,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -361,7 +361,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); - hws[IMX8MN_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", base + 0x74, &imx_1416x_pll); + hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); hws[IMX8MN_ARM_PLL] = imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, &imx_1416x_pll); hws[IMX8MN_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); hws[IMX8MN_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); @@ -373,7 +373,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_ARM_PLL_BYPASS] = imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_SYS_PLL3_BYPASS] = imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT); @@ -383,7 +383,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); - hws[IMX8MN_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11); + hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); hws[IMX8MN_ARM_PLL_OUT] = imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11); hws[IMX8MN_SYS_PLL3_OUT] = imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11); diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index 07b8a282c268..f103b008a12a 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -19,7 +19,7 @@ #define IMX8MN_VIDEO_PLL1_REF_SEL 10 #define IMX8MN_DRAM_PLL_REF_SEL 11 #define IMX8MN_GPU_PLL_REF_SEL 12 -#define IMX8MN_VPU_PLL_REF_SEL 13 +#define IMX8MN_M7_ALT_PLL_REF_SEL 13 #define IMX8MN_ARM_PLL_REF_SEL 14 #define IMX8MN_SYS_PLL1_REF_SEL 15 #define IMX8MN_SYS_PLL2_REF_SEL 16 @@ -29,7 +29,7 @@ #define IMX8MN_VIDEO_PLL1 20 #define IMX8MN_DRAM_PLL 21 #define IMX8MN_GPU_PLL 22 -#define IMX8MN_VPU_PLL 23 +#define IMX8MN_M7_ALT_PLL 23 #define IMX8MN_ARM_PLL 24 #define IMX8MN_SYS_PLL1 25 #define IMX8MN_SYS_PLL2 26 @@ -39,7 +39,7 @@ #define IMX8MN_VIDEO_PLL1_BYPASS 30 #define IMX8MN_DRAM_PLL_BYPASS 31 #define IMX8MN_GPU_PLL_BYPASS 32 -#define IMX8MN_VPU_PLL_BYPASS 33 +#define IMX8MN_M7_ALT_PLL_BYPASS 33 #define IMX8MN_ARM_PLL_BYPASS 34 #define IMX8MN_SYS_PLL1_BYPASS 35 #define IMX8MN_SYS_PLL2_BYPASS 36 @@ -49,7 +49,7 @@ #define IMX8MN_VIDEO_PLL1_OUT 40 #define IMX8MN_DRAM_PLL_OUT 41 #define IMX8MN_GPU_PLL_OUT 42 -#define IMX8MN_VPU_PLL_OUT 43 +#define IMX8MN_M7_ALT_PLL_OUT 43 #define IMX8MN_ARM_PLL_OUT 44 #define IMX8MN_SYS_PLL1_OUT 45 #define IMX8MN_SYS_PLL2_OUT 46 From patchwork Sun Nov 13 18:07:07 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2482 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 691153F1F5 for ; Sun, 13 Nov 2022 19:07:21 +0100 (CET) Received: by mail-ej1-f71.google.com with SMTP id ne36-20020a1709077ba400b007aeaf3dcbcasf3851223ejc.6 for ; Sun, 13 Nov 2022 10:07:21 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1668362841; cv=pass; d=google.com; s=arc-20160816; b=RkenmuDFX3qMMSvZs6Uhp24Au/nkdqpyDEhI/D1LWnUJnIHDGiTZk58XKyBE98FuKK HvfbsYggscA+6+G/MF5cqEPaDyP3xLKO7YBgfUBINrOtsup1NbCP1uih9haPTG07lnYU 8neqYDfEd5i9FZI8Tp7kSl1Bs6gc6Q2I18u9QNQrB2gaVNzmPKz8IK9a2k/m9B0Xz5D5 qNnhJVZx9Tbt2M/AM4Ru2qGp8g88iLDLszNmrcuexBfBe/duwAqVESeaHO5r9LCP0DK9 i2kOIi+Hr0N1gPeYP/DidBPzJOFghliYRJhJSwvZl5jJgTtfE6lYREoT8Hl+VXYeFnzX DF4w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=rGrRSlfUDHJpukzY/SySGbu/R8GUNBQWCZUgCjipf7E=; b=Pa31eTUSut0zwN0rhjH2Ag14vOp0lMmq+wtmppic+37KkRwUR7z2yLVSVWf+2UaMK0 0fEKiYQRSDkfEkcvyNoybAJM+JygHVrlqstQXjO/hRwaqMhYTe5LPbbnzHLjlt7D00lv 73yK8A75aGa6xSIbg1SJQFjJDMIsq7pnSUDCCZLhW096Z+P8bB0Xdo2V+lL1SCrVEsJu 7CKi85es/ZkpBt6aKIc9GJYzP2KArbtEK4ZxppNUKuKPAY/tj9ZvoBgsE/LdT3XX6U78 HQHK8YzBtExvvNwJGRQLd545xatA7jlwnRXmJwRp/3Br7n/K6ZC5075BtEVq13OhqdQi c25A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pFemdqI3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=rGrRSlfUDHJpukzY/SySGbu/R8GUNBQWCZUgCjipf7E=; b=r1/NVFGPQDCrsRqlctd/ynX5nTijCTC1t+Kr5DyP8Vzk6ZgloI6qooGfL+x35mazT/ ZEcFXW5z8ka+RVZ7kVnu2+9EejaBJYesVz7xrLnpbAPd+e9Svk2yT50rmLErpxKQ+jre HtCFvtsswjRmNTeIRP0LTdpLhK/4khTrCEprc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=rGrRSlfUDHJpukzY/SySGbu/R8GUNBQWCZUgCjipf7E=; b=4Bvg1XuEpjJdPsZX2+wG7XSwPbE0I2fnatn6j7Ak1hKyubU8hymjwUHoQXn2XciaXl 3GQ9Ifq2rE/WFlhJ8geAGQSfMHyt0Jn4WxBeXJ1y4H+bLhU8coVYG7Bp5pjziqG6vr+j lcGE08VkO3rTSZC9KhrBUbBttRzcXTNrMK2V41rqFz93YzCiTrp7VaJ9PFexfwsudFId Vt1EN84Js9x8hWPh0FFI8ggTH7UQVv/836wyk1SIyruobMd4pSXcZHpziN0XJz+dbve1 3GwfyHhXZLjuNpcTsuTH+Oi7z3RBTBI0Tv7Y/Y8gG3tU7E5suBEjN50VJdMGpvacsOJj z95g== X-Gm-Message-State: ANoB5pkv41CQrWMQ54D2MuTPAL7VSuQOXe/L2mtQ/pSmimyUAFGuIsHN 0M+yj2Ggx4WDFMJ3xdbE5f4vCDyH X-Google-Smtp-Source: AA0mqf5X79m8G2YqfDU/2q3L24y7C2RLYaBjk5CV1EkgWPEhI1VgoxaJMCWLS8ZdJrRG+UBk2lpKuA== X-Received: by 2002:a50:9ee3:0:b0:460:e19c:15a3 with SMTP id a90-20020a509ee3000000b00460e19c15a3mr9062738edf.252.1668362841063; Sun, 13 Nov 2022 10:07:21 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:35d0:b0:45c:bfd9:fb45 with SMTP id z16-20020a05640235d000b0045cbfd9fb45ls2526965edc.3.-pod-prod-gmail; Sun, 13 Nov 2022 10:07:20 -0800 (PST) X-Received: by 2002:aa7:d489:0:b0:458:bd09:1b20 with SMTP id b9-20020aa7d489000000b00458bd091b20mr8829085edr.176.1668362839991; Sun, 13 Nov 2022 10:07:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668362839; cv=none; d=google.com; s=arc-20160816; b=Tz9LgtbtR++KWDP7hePWX+NwBbJb4nMZGacikj67IUMJjBoEtWwr44OulLsCtNu6FE KsAEqV9JQhSx6Jte26ZKwIxga7Yfat6yrAWAQ4s7qMafmvxPtl0UbhR+GZKYRuicSUYG z66EWvp3vTaggxlDC//RKp/Yqk3OMTv5n52x9CDhnpZjGWBjZS+d7K6EUjAgjuxJ7Cld phyokYx7fEMe/OOOfnnACrkhF1ggb3AA6cxe/cJC72NmtAVn1UTgMUtJVL8ROTtajuIq b9Gchg3LGol5PtzaltCicfl4G2EneSr8yyjYUe4AZ/Qs9iVMm97jCxBUMskCDkXSWHnf APCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=i9rY57aH7I24rE4lreigisIrtzpJlcbzkFokeDM/SUE=; b=MpIc+UGGZ38ck9z632U0wYH7CD4bws5TA7mAFU8p1SPhtdSn5wwmKWcOn5q76ajPc7 OeN+RcqosA96hH1fav2KO8MG2NRxtEnQ9ENRBe9rPkfmDYgWYshyfEbX3k+SRicPHSUr HkJAgNz3naDJa/sET5PD2BuynOcr5pxBpWBSMWi9DDhT0GEoWJvcP0PBv+TCFPL74Tl1 YT4jBkfMYdNZ9d9kt8BaslMdy71JoY1RpIl75+icjSH5b92W4yHVYalIE0oKfz2MscDZ /ArZisI9ZlxyrU6JbrtT406pl+eUcF25JTRURAzshQW3hGYlH9tSHNt5xD9DKW6ruavx 2WLQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pFemdqI3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id p14-20020a170906784e00b007aeb14abe9fsor2922442ejm.55.2022.11.13.10.07.19 for (Google Transport Security); Sun, 13 Nov 2022 10:07:19 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:907:9d03:b0:7ae:87ef:d9a6 with SMTP id kt3-20020a1709079d0300b007ae87efd9a6mr8139536ejc.397.1668362839685; Sun, 13 Nov 2022 10:07:19 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-40-103-33.business.telecomitalia.it. [79.40.103.33]) by smtp.gmail.com with ESMTPSA id n11-20020a170906118b00b007a8de84ce36sm3171058eja.206.2022.11.13.10.07.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Nov 2022 10:07:19 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Abel Vesa , Anson Huang , Fabio Estevam , Michael Turquette , NXP Linux Team , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 2/5] clk: imx: replace osc_hdmi with dummy Date: Sun, 13 Nov 2022 19:07:07 +0100 Message-Id: <20221113180710.1625410-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> References: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pFemdqI3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , There is no occurrence of the hdmi oscillator in the reference manual (document IMX8MNRM Rev 2, 07/2022). Further, if we consider the indexes 76-81 and 134 of the "Clock Root" table of chapter 5 of the RM, there is no entry for the source select bits 101b, which is the setting referenced by "osc_hdmi". Fix by renaming "osc_hdmi" with "dummy", a clock which has already been used for missing source select bits. Tested on the BSH SystemMaster (SMM) S2 board. Fixes: 96d6392b54dbb ("clk: imx: Add support for i.MX8MN clock driver") Signed-off-by: Dario Binacchi --- drivers/clk/imx/clk-imx8mn.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 72f9563a0ff6..0fae97e61e2c 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -108,27 +108,27 @@ static const char * const imx8mn_disp_pixel_sels[] = {"osc_24m", "video_pll1_out "sys_pll3_out", "clk_ext4", }; static const char * const imx8mn_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll1_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll1_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll1_out", "sys_pll1_133m", "dummy", "clk_ext2", "clk_ext3", }; static const char * const imx8mn_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll1_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll1_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll1_out", "sys_pll1_133m", "dummy", "clk_ext2", "clk_ext3", }; static const char * const imx8mn_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", From patchwork Sun Nov 13 18:07:08 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2483 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 291873F1F5 for ; Sun, 13 Nov 2022 19:07:23 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id q13-20020a056402518d00b00462b0599644sf6907392edd.20 for ; Sun, 13 Nov 2022 10:07:23 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1668362843; cv=pass; d=google.com; s=arc-20160816; b=hOISPIRntb24WsUY/k6P2++WZPuuKQkFpveihirteoJTmuxvljdBSefuOY2hZvYyfU nEwNw+EUgOaFsebnd2/Yzc7zsyVa2A0LWwIdCsmjn1Jpgyp2bAAGMGlSbfbWTxpLmK7t X+XjL53PNrqfaXIQkesXBkzKAri/4YsJiutXT8s9pUsY5IO8W6SBRt9RhGvf2fgZvOEy ngJ3hn+MORAw2UZxnfuuY1eo4Qs3WgBVUvd7tLTjjA0Dz2LD5HQMYBhFLvKaAyTTafcs jsnw2o8nYsRSdi/s65z/yxS6qrC6kvlaoqNxiFe6Jl0M7Agu59wNAVK+NbmaSOqKXY/h l85g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=3Jv+TAczXbEZ9J7/uEzFu3X+7iY5+5hqVTY5IBV8NM4=; b=tCs21+Dh56zty+Ev62Spm/baXbeZllbvoAqdrrJLiCvbbAckoyzLQNmTm1pNYrwSqH eJMzKvYsf/k1tZOklDHqMqHPGVIugOktesgg3SxZUNmr2lKaYdSn58LGlRaNIywlx3gv T05Okl0WIAaOf/+fLPZqHWUhWlFU7bjoAZEQLz7BDUcdn2vV29GLfJLk2gYq8GXtxj8/ iYJKBRk1PpYGwCQ/i3E4yYHE9A4sITAobSRNRKTaCcLdXQVNEMmXXaWrVBgqfmjt7Amz I6M3o0ce2RlQbT3rI9SqdUkrRWH4qRBIaN0EKFYQ17zrhrTrzSHZb0H+qu46PTxN2wjW Ph/g== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Tc5JMX/o"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=3Jv+TAczXbEZ9J7/uEzFu3X+7iY5+5hqVTY5IBV8NM4=; b=kHnp3vNFgrRy0kuAt87S92M/z34I964WLajqxPUgki6wYkcWH+zLghV6r+w8AQZuO/ GNr9pZJNSpWUjs/cRFJ7JxjzMkZ8dNGqFrHesow/W5ANofnd0ItJyRSlhArr+gRkTaq8 zabtlRq8mmNaUmd6VY9IdGQJ+YG+a+wtRv/qU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=3Jv+TAczXbEZ9J7/uEzFu3X+7iY5+5hqVTY5IBV8NM4=; b=1fS0xiCrIv/6DWINW0J93rZImINZSuDwV6l6NCKJN3TYnKY12rcsM5V3Qg2xD7nLHm 9ZC0BgOf6ZhFdrW2+0m0+TaB5n+KFZkqBot2KX5nP3QALZF6nLCGURSTokaxk3k63iag /yR2ZCk4mn+g83Q/dOHScQlcZa0O6sMvurnQruCNyF/dI24Hp4PCF6iIG5CZGQ+/+OYR CWxz5lFYdJhEpgyOFsIsGWqTssW/ktS00Lr7Pzgz+K+V7AADCqzsYoI8iGaf7rOBIcF/ Lm5riGFwq6G3usexBtLFU8uzcXURRLUBPmGMQyxdM8oxyZRSKHKrqD1e9Uh5wR3UAz7f XUnQ== X-Gm-Message-State: ANoB5pkoNRtAAMm7+p8eR6AXj/Wc1GN8EwvqRFwAhh/ga2etRNTVohV1 5CRCkyEGOOkGkvi8C/bQgG+cDOC8 X-Google-Smtp-Source: AA0mqf5gRR8hxzhuzQN21YtKNROBcE1dwSAbjslYFXCg8nOnPo1D19pG81l+7AWhS5E4ucSdnzvV7g== X-Received: by 2002:a17:906:e246:b0:7aa:ffd0:b738 with SMTP id gq6-20020a170906e24600b007aaffd0b738mr8361667ejb.122.1668362842804; Sun, 13 Nov 2022 10:07:22 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a17:906:3fce:b0:7ae:83f4:3bed with SMTP id k14-20020a1709063fce00b007ae83f43bedls5014448ejj.2.-pod-prod-gmail; Sun, 13 Nov 2022 10:07:21 -0800 (PST) X-Received: by 2002:a17:906:b2c7:b0:78d:260d:a6e4 with SMTP id cf7-20020a170906b2c700b0078d260da6e4mr8002074ejb.93.1668362841544; Sun, 13 Nov 2022 10:07:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668362841; cv=none; d=google.com; s=arc-20160816; b=ZMuHPYASLTrhYhEcn7DEvek//HOW715YcgynUhk3yqF+HwIkS6hHJ6vypk+JdNOL6z 9cOLBpDp/gdJxWBFM4t0xXfOMZ+enve+bCjsLH/dl+GSSuhck62U/pbQYOiqusMIeS2u 3A36KrTJWnp3LkneiSg1KwnxqtDLf4GwGMo4SNEGtJJNAQIQNvOvggfCvM9m8bgPwlFS VZODKooBzylLdtOlmCg8j3J5q0iIYzyEiNYe+srM5JySPmi+e3oHyRm2KHnCBx9njgW2 FerIg3xKTCoeBv2aF+3AzBDB1ycacLVYAlO3hmufp7MTFDOEK/nmDvp6FLX3nyN4gLUf Lw1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=u/N6Gnp/h2mjLo7i46qZM6ppwiJDi6Ah/ES1MxNu6Ms=; b=PdJeSn2oiwQZzONaTRuow5edi5kyQyFLUZBLHgg01vKIioDSUoqdVsybs7l6qPjskT gQDf8u+wGkLGTQRjg7iPUgg5S+B8+eRCxsCYSwp04mScamCwdQMrSuKwtBLlpF7ZKbje Nk8g9gpL1VMtIRpkOyrUlxP8q+5fbm/vjVNfQwTFx1WSftxD6y0SJ5heqifaj0Vs2uni 03DwuHNWdi/5NIGyyy+N2zSNm8761Pf++7/VIIGV2FBNIh20hDsFx5pz7TUaMTGuHpJQ wPhkyahkG62tdn6L47/VUHIDpv5IcDWQHQgBGc/8BLnX/hQi6xLM2OtfEJPuotvX2hvX qyLA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Tc5JMX/o"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id jl11-20020a17090775cb00b007adbc807dc2sor2818706ejc.123.2022.11.13.10.07.21 for (Google Transport Security); Sun, 13 Nov 2022 10:07:21 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:8541:b0:7ae:c1af:89af with SMTP id h1-20020a170906854100b007aec1af89afmr8084479ejy.550.1668362841258; Sun, 13 Nov 2022 10:07:21 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-40-103-33.business.telecomitalia.it. [79.40.103.33]) by smtp.gmail.com with ESMTPSA id n11-20020a170906118b00b007a8de84ce36sm3171058eja.206.2022.11.13.10.07.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Nov 2022 10:07:20 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , NXP Linux Team , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 3/5] clk: imx: rename video_pll1 to video_pll Date: Sun, 13 Nov 2022 19:07:08 +0100 Message-Id: <20221113180710.1625410-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> References: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="Tc5JMX/o"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi --- drivers/clk/imx/clk-imx8mn.c | 96 ++++++++++++------------ include/dt-bindings/clock/imx8mn-clock.h | 8 +- 2 files changed, 52 insertions(+), 52 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 0fae97e61e2c..b80af5d1ef46 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -27,7 +27,7 @@ static u32 share_count_nand; static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; @@ -41,23 +41,23 @@ static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pl static const char * const imx8mn_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; static const char * const imx8mn_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "m7_alt_pll_out", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char * const imx8mn_gpu_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_gpu_shader_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; + "video_pll_out", "sys_pll1_100m",}; static const char * const imx8mn_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mn_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", @@ -77,23 +77,23 @@ static const char * const imx8mn_usb_bus_sels[] = {"osc_24m", "sys_pll2_500m", " static const char * const imx8mn_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mn_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll2_166m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mn_dram_alt_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll1_100m", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", @@ -103,49 +103,49 @@ static const char * const imx8mn_dram_apb_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; -static const char * const imx8mn_disp_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", +static const char * const imx8mn_disp_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; static const char * const imx8mn_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "dummy", + "video_pll_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "dummy", + "video_pll_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "dummy", + "video_pll_out", "sys_pll1_133m", "dummy", "clk_ext2", "clk_ext3", }; static const char * const imx8mn_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "dummy", + "video_pll_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "dummy", + "video_pll_out", "sys_pll1_133m", "dummy", "clk_ext3", "clk_ext4", }; static const char * const imx8mn_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "dummy", + "video_pll_out", "sys_pll1_133m", "dummy", "clk_ext2", "clk_ext3", }; static const char * const imx8mn_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mn_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mn_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", - "sys_pll2_200m", "sys_pll2_500m", "video_pll1_out", + "sys_pll2_200m", "sys_pll2_500m", "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", - "sys_pll2_250m", "video_pll1_out", }; + "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mn_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", @@ -160,19 +160,19 @@ static const char * const imx8mn_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "s "audio_pll2_out", "sys_pll1_100m", }; static const char * const imx8mn_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mn_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mn_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mn_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mn_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", @@ -213,42 +213,42 @@ static const char * const imx8mn_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "s static const char * const imx8mn_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mn_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mn_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mn_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mn_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_gpt2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_gpt3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_gpt4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_gpt5_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1", }; static const char * const imx8mn_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", @@ -261,15 +261,15 @@ static const char * const imx8mn_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "m7_ static const char * const imx8mn_dsi_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mn_dsi_phy_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mn_dsi_dbi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mn_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", @@ -277,15 +277,15 @@ static const char * const imx8mn_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "s static const char * const imx8mn_camera_pixel_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mn_csi1_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mn_csi2_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mn_csi2_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", @@ -306,9 +306,9 @@ static const char * const imx8mn_clko1_sels[] = {"osc_24m", "sys_pll1_800m", "du "dummy", "sys_pll1_80m", }; static const char * const imx8mn_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "osc_32k", }; + "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "dummy", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -349,7 +349,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -358,7 +358,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); hws[IMX8MN_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MN_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); + hws[IMX8MN_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); @@ -370,7 +370,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) /* PLL bypass out */ hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -380,7 +380,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) /* PLL out gate */ hws[IMX8MN_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); hws[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MN_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); + hws[IMX8MN_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index f103b008a12a..5ab6916e444f 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -16,7 +16,7 @@ #define IMX8MN_CLK_EXT4 7 #define IMX8MN_AUDIO_PLL1_REF_SEL 8 #define IMX8MN_AUDIO_PLL2_REF_SEL 9 -#define IMX8MN_VIDEO_PLL1_REF_SEL 10 +#define IMX8MN_VIDEO_PLL_REF_SEL 10 #define IMX8MN_DRAM_PLL_REF_SEL 11 #define IMX8MN_GPU_PLL_REF_SEL 12 #define IMX8MN_M7_ALT_PLL_REF_SEL 13 @@ -26,7 +26,7 @@ #define IMX8MN_SYS_PLL3_REF_SEL 17 #define IMX8MN_AUDIO_PLL1 18 #define IMX8MN_AUDIO_PLL2 19 -#define IMX8MN_VIDEO_PLL1 20 +#define IMX8MN_VIDEO_PLL 20 #define IMX8MN_DRAM_PLL 21 #define IMX8MN_GPU_PLL 22 #define IMX8MN_M7_ALT_PLL 23 @@ -36,7 +36,7 @@ #define IMX8MN_SYS_PLL3 27 #define IMX8MN_AUDIO_PLL1_BYPASS 28 #define IMX8MN_AUDIO_PLL2_BYPASS 29 -#define IMX8MN_VIDEO_PLL1_BYPASS 30 +#define IMX8MN_VIDEO_PLL_BYPASS 30 #define IMX8MN_DRAM_PLL_BYPASS 31 #define IMX8MN_GPU_PLL_BYPASS 32 #define IMX8MN_M7_ALT_PLL_BYPASS 33 @@ -46,7 +46,7 @@ #define IMX8MN_SYS_PLL3_BYPASS 37 #define IMX8MN_AUDIO_PLL1_OUT 38 #define IMX8MN_AUDIO_PLL2_OUT 39 -#define IMX8MN_VIDEO_PLL1_OUT 40 +#define IMX8MN_VIDEO_PLL_OUT 40 #define IMX8MN_DRAM_PLL_OUT 41 #define IMX8MN_GPU_PLL_OUT 42 #define IMX8MN_M7_ALT_PLL_OUT 43 From patchwork Sun Nov 13 18:07:09 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2484 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3A6533F1F5 for ; Sun, 13 Nov 2022 19:07:24 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id jg27-20020a170907971b00b007ad9892f5f6sf4372500ejc.7 for ; Sun, 13 Nov 2022 10:07:24 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1668362844; cv=pass; d=google.com; s=arc-20160816; b=ibumHrX8Qfkt/DmX6LWVn2gGAB+yVvNKs2XRElotGJBc0ldQTquyJn+pJUOTZ43bIJ jyLv/xnQ/qTM4EuD9R0bAfn5DVCTpyFxWRQvnNHX9PiQZ9tEofc5DLftgHlG1B/TrnUj CfOYxfRkvbATKxvqhaUgcjCMK6mWZfwpfk5NmwQgpLUUM2Yj+qME1TyT45KoLxzoIZPD GpjHUYT0D4SDrQo3ZbSpirTA9O9Xf2cO+AKrMCdBURMwWJeOjCj+zIy2b3/oPTm+rsXe I92UecWB2MNihOqSsgeoEpl9+ULA4De+TCuRAXaRYcxbclgivvbWcARF+3Oa7NxFYqDU +3VQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JV2sAAe5yKzI7R8dx1T4371EyOcwsDGuYuZSLVq9yw8=; b=wRgVCVI74W7ta8EV9T7gJOa/XZo7ntv8Sq8jexzcXDbp/3uAUdK3gVSvuyHIPQmSQJ o2aDvDCp2GbWkd1nJlaS+LTt3/imTlPNNOnA6rGRlbE1Ghr5LhhLpz3ClpbBSlzIFXZn pauEskb6gAGoUhn1AH9o3ThqUKjm000+0auKwp0VXGhYk3r0qoZqCyfTi0iIlceJyM9E luQ73wTubOgQ1LHZl6A6tmZn4af5dkbxoYUXpBIPxZIuXmlBoSIVChvTNsA7ZPs6t8bU uWQ9rA+/0jxFHiH4P87KPiBptEfoOwKVXwX9PjnRgPwskvLVJDBKnJolxzUDvHi7epGd TTSQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hin9Lr5J; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JV2sAAe5yKzI7R8dx1T4371EyOcwsDGuYuZSLVq9yw8=; b=KO+pABjCsM723hiwWzBHrb+iXXR2igKyD08NqMiyZodlREKWnlLGpIZI3QQP7+gTHW XOiay4J0I1trg1ln/V57jZ2dKI7eqnAE37tWweyhDlgOAL+4qUk8haqUWBMoPrNI5DIg 1I23wr6JhxOCjNc9FH/jOvs/84lFCgbt0TVCc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=JV2sAAe5yKzI7R8dx1T4371EyOcwsDGuYuZSLVq9yw8=; b=uN5S+nZGwMdv5fg/Sj88MeOM/hahCZC7OyYNi57YoW0vrYiETYd5Rvn1yjU6G1mFew 9Gh6uBwBg+nEzZl+/ret7d0nPdMbUYGbEQkqtB7ZfMFwlaf//Ch+QEFpw8nCxByQV2fd cebMllPIaL0m9VYn7Xa9AEuNUSl/5lnWSl5FO5Z7mCw6QQrP7XDknErsprOF0WJ0V88t fCj8NiHyfgz+vYJIEUeI9Ol5iiDdMKBxb3oeeAcPbE+qHQiF45A0lYgpf11Bi8OvwG3A PAteAVM23xULAgZlWJSm9/jL+mgO07hCxXk5kE5pJyfUrKpQa9LUNJfH+ZnHi7bCgm4O JIlQ== X-Gm-Message-State: ANoB5pk5zRUl42wQl4UTevQnWUURuR1oR/WweSuAuU+rgHb2SRWqSkom hp1xgLaToMI0vaFO0PZl4co4KCoJ X-Google-Smtp-Source: AA0mqf6W3q9Z+4N4kacMqiXo3WhXdM/aU3vpeQVXVg1Q0uv9a890ZU/c4QC0u+7YmopkwFlsdnmmiw== X-Received: by 2002:a17:906:1f0c:b0:78d:cd72:8e3e with SMTP id w12-20020a1709061f0c00b0078dcd728e3emr7839434ejj.212.1668362843992; Sun, 13 Nov 2022 10:07:23 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:5210:b0:43d:b3c4:cd21 with SMTP id s16-20020a056402521000b0043db3c4cd21ls2529809edd.2.-pod-prod-gmail; Sun, 13 Nov 2022 10:07:23 -0800 (PST) X-Received: by 2002:a05:6402:2070:b0:461:8692:2787 with SMTP id bd16-20020a056402207000b0046186922787mr8743902edb.199.1668362842846; Sun, 13 Nov 2022 10:07:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668362842; cv=none; d=google.com; s=arc-20160816; b=rXVA8cP19UbxktgDMhW8Z62dPquC02wTTgQsAxyp9GQ8S7J3EVI+8Gor6ZOLUv896+ 6SqLN8iYW2FumV/AdJMW6jEkj5lJGeycWpWKWEMP5gNSo//NWDyjO9qyVUwMcc0GPtCd cPq1Csdj8wZrm1Ae+/PYnE0WHpuFc1mk6Rfcr4jAD2Nre7dTywtw0ejDx0Cka/SsJuXJ OXlYsxzMyUEg5JluQ3nxzONcPxPmASDqxytOb9Ci6AYWlMaifm3rq1IfnfDUD3AiGgj/ jMssLBJx3MIasCJAwG46vgyp8AzkYdUQPSoJGWeWx+f6fINhfCXpSZ+1h0VLCmW4ucTC FR7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Ywf6b+IbFOVLTjHv9G0JoUs4QJxVF9RbJDvY4hkSgIA=; b=HJXMDxWC6Qd1eIWELfKCAjw7l7FHN9NfBBl3+CuXW+U7IupI555lcrcA9BPDd+0lKG 9mchjIdNVyEA7h/H3p98cLat44BPQLd/LIF2IgXaiejt6dhi2UOsUte7V/vOK8WDGnqy QF2gpl0VtEj0iQXr9Bf/WaXUg4/I0NkT2S/c2e8bVDv2if5SpGLTP13JrxwX2ZrfnbFh vzskG1DTLLZU1S6rEh7EIdCnENwfz3tIagSd5TPtuc9mg1w7VOjpRMaDlbb2ol8ZVUVV rNp5u9prVJqQy3eFrtMAVIjwTefrET6G5odN2XCP+X53l6hXui7OY/bDqmCgnThfWUjY uHYg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hin9Lr5J; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id m1-20020a1709066d0100b0078bea857b34sor2998803ejr.73.2022.11.13.10.07.22 for (Google Transport Security); Sun, 13 Nov 2022 10:07:22 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:bc42:b0:78d:7a4c:13ea with SMTP id s2-20020a170906bc4200b0078d7a4c13eamr8130192ejv.471.1668362842656; Sun, 13 Nov 2022 10:07:22 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-40-103-33.business.telecomitalia.it. [79.40.103.33]) by smtp.gmail.com with ESMTPSA id n11-20020a170906118b00b007a8de84ce36sm3171058eja.206.2022.11.13.10.07.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Nov 2022 10:07:22 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Abel Vesa , Anson Huang , Fabio Estevam , Michael Turquette , NXP Linux Team , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 4/5] clk: imx8mn: fix imx8mn_sai2_sels clocks list Date: Sun, 13 Nov 2022 19:07:09 +0100 Message-Id: <20221113180710.1625410-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> References: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hin9Lr5J; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , According to the "Clock Root" table of the reference manual (document IMX8MNRM Rev 2, 07/2022): Clock Root offset Source Select (CCM_TARGET_ROOTn[MUX]) ... ... ... SAI2_CLK_ROOT 0xA600 000 - 24M_REF_CLK 001 - AUDIO_PLL1_CLK 010 - AUDIO_PLL2_CLK 011 - VIDEO_PLL_CLK 100 - SYSTEM_PLL1_DIV6 110 - EXT_CLK_2 111 - EXT_CLK_3 ... ... ... while the imx8mn_sai2_sels list contained clk_ext3 and clk_ext4 for source select bits 110b and 111b. Fixes: 96d6392b54dbb ("clk: imx: Add support for i.MX8MN clock driver") Signed-off-by: Dario Binacchi --- drivers/clk/imx/clk-imx8mn.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index b80af5d1ef46..37128c35198d 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -109,7 +109,7 @@ static const char * const imx8mn_disp_pixel_sels[] = {"osc_24m", "video_pll_out" static const char * const imx8mn_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "dummy", - "clk_ext3", "clk_ext4", }; + "clk_ext2", "clk_ext3", }; static const char * const imx8mn_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "dummy", From patchwork Sun Nov 13 18:07:10 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 2485 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D21E23F1F5 for ; Sun, 13 Nov 2022 19:07:25 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id z9-20020a05640235c900b0046358415c4fsf6752437edc.9 for ; Sun, 13 Nov 2022 10:07:25 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1668362845; cv=pass; d=google.com; s=arc-20160816; b=TwGaJVDwrO93LnnwiPadUMBskn7TslPdjVthAjwH7OSJN72JqH1Lr4m3F7dvRGrCl2 JE3vKVHo44kw64Cg/COL9nXh/SWBNxIymwejzlZt7McMnaDjO+s/VdjTOOqxdOzjRls7 eoitkeE0zyRGEMu6uAs+EVbPph9naTfgPDbFRraerZh7iDU/jOGLimq0YXUmy1dqw7U8 Zu9lzFNbwg5Hcwx4lZvTiml3IEWwSCmTUVnvXPWx4dCMm3ymA2lb0LyCeTe8aJVbIMv8 RKWK3xbTjJPTYTXGGlZdo8T5vt0qQ9E5wedASV1WIyNJ6a5nUGpYD6FyeyEA6HIg4uaP YOjA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Yi9TiT01GreUdqfBASwXH987TTtwXS2E8DpAo2896xU=; b=GGfeVWnbhQm5soBZkS14WYuoGeqlIksZW+TiIPGE5ZG+iinl/0gv6UVtj3xH33BGkL iE2K4Jf1qD9aLRY9nAFaqPnsI1pB1Hmc/hLT5xaZLt0HLtHDv94gKWHuDbwnEHxrEzOW zeHMLjM9hiIZ5XWYoPa72beT0FbcKcaQUYbtj6y+jjS+Dj1c0bSSbOIyhnaCoi00jqhK MH+5OuI1llfPIgdhM9YMj9O5TJi7fFxnF9s01WlScgpReLzNWXXVBw750CkWcjpCLQJc 2+Hh1IS3RBNXvHFUTg5rqG5ORR5p85cg4E5N3TxQbUaiVwXKUpZkX3RG+U1gx1xCYV0y 8ZLQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=esSz1Vqz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Yi9TiT01GreUdqfBASwXH987TTtwXS2E8DpAo2896xU=; b=cCjd6eHAf2BnymX35rQ6593n7kcREDgvfT7IVXaoBvOctrKPkEQQeBrQKFzV6NqHIx +P9H7fmeqH4adzO1gm+U5u7SQcGxlRzUAVGhsDH3YISWizGf7OBt06k+ENf58WWJextx 6qC8WgpKP1LLSi6ZWr1iI0xT2CgkPPzrDF+Mg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=Yi9TiT01GreUdqfBASwXH987TTtwXS2E8DpAo2896xU=; b=hKCRrPPJrFxbnApTQKZUF9/nN4JBU9CQ4jduiP+ijXvTOtLpB1C3EQGBaAqPQaKGNY 4FEenDeYW+VeGuUrV555dEEbVDerDQ2/jpMkcQsuyRdtM9l1+g8M7X023XdUNR3WxWcL RX2i7ohXmQllcsWLUHzq60KWNL7yLhO83JRay+SZ2vFUYlBXzVPQP4lA7ck7vXYF6RdZ eyLKG5IDdGLWz4Fnl3iYDZOb3ClWPxFQ2mosK48DbRRet9i0Ynjo4CnEQ2EbrqjH5n9/ PNRaecw4ejOpsKo+U7dnL7+BIyAQHViWzrpd+vztk1ZfkwSk/YNkv9k5kfu25LnVK5rp W89A== X-Gm-Message-State: ANoB5pk3AwzC3sa0aP6zV4597NoP5uaUDGbF6vUlXIrYl3WuQrAH/Q86 YeoF7KXRKCUWZ9Wpa6dlPcu9cgnQ X-Google-Smtp-Source: AA0mqf7tI1MOsR3Wf5uufnwDAvzVtLuMwlb2uTIGiu/BFc7MKAq4Q4bFYvYGwXS/YCMWJWeiR+nBLw== X-Received: by 2002:a17:906:c56:b0:7ad:88f8:68fb with SMTP id t22-20020a1709060c5600b007ad88f868fbmr8245145ejf.277.1668362845617; Sun, 13 Nov 2022 10:07:25 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:3487:b0:461:bb4b:90b1 with SMTP id v7-20020a056402348700b00461bb4b90b1ls2525601edc.1.-pod-prod-gmail; Sun, 13 Nov 2022 10:07:24 -0800 (PST) X-Received: by 2002:a05:6402:1547:b0:461:5e99:a299 with SMTP id p7-20020a056402154700b004615e99a299mr8778292edx.40.1668362844416; Sun, 13 Nov 2022 10:07:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1668362844; cv=none; d=google.com; s=arc-20160816; b=xr5GpARjMAYwciRitxhWtsO6WmI2KD7ARM2iTD8G+zSDpzIIEe/QtlQp7T+4hNS1P9 u8sZtSwZJZxKOUsSdDJERiUSsXwf/t3+g/Wm8UQ8GJrACrgdlv3ITgDY0mhSPL9Z0rOM 4Go+hB8lmpso67SXYnYODgQJPgzmd8RCafOvnAVewggiVfMNYVfFZbNnS/7yBOfpJfp3 +nEXBBo1Zn2jBUH0yttFauQ3v7dRH9MU9HQYzejO/joSPSMqFWLLPlKv7Y12n07IE2jX Tb9z8q8odIJFpqYL2+RLVfqEb4NVEhwjatCjdKGPojKGDGU9+Hy8yGpHpzfz2aT1kUUT cUUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=cY/YbaT2oocFTRi9rozmezD/+VGVGVIO+2TePf2+ldU=; b=SCn180sa3r4wVUMm9n2bH2t/LPcShtwnLVyyD1OhmcxLm2ZS1TTootuSpvWxdpToe8 J4VtN0sEbWq+zKMphXuwOA+1ATfKF8arH8vW4D8TI54UpFF9AbyQhOMnDtDf8CEzsm+o +qKX5B7KeoWF+UDRrWR4Syz49uKXsq9Rvdw9LtrEfbTgXHWyRlReHOqG4UeOfiyOz4If QkYVcSfVKz2YX2T8xa3eWYR8M0lhWhLfjLg7ydp8gXvcjjLRdgL1O1btgCTumEGzqzfv bp5hrvRsFfp1exDpFEKQ3JPy8oDtVSeUhvhU+Tvdp8vHYlk+Y1NlR+sN23VMaZPJmqZG YfTA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=esSz1Vqz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id r6-20020a1709062cc600b007ad96726c95sor2954014ejr.104.2022.11.13.10.07.24 for (Google Transport Security); Sun, 13 Nov 2022 10:07:24 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a17:906:9f09:b0:7ae:ea7:2139 with SMTP id fy9-20020a1709069f0900b007ae0ea72139mr8127573ejc.319.1668362844166; Sun, 13 Nov 2022 10:07:24 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-79-40-103-33.business.telecomitalia.it. [79.40.103.33]) by smtp.gmail.com with ESMTPSA id n11-20020a170906118b00b007a8de84ce36sm3171058eja.206.2022.11.13.10.07.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 13 Nov 2022 10:07:23 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Abel Vesa , Anson Huang , Fabio Estevam , Michael Turquette , NXP Linux Team , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH 5/5] clk: imx8mn: fix imx8mn_enet_phy_sels clocks list Date: Sun, 13 Nov 2022 19:07:10 +0100 Message-Id: <20221113180710.1625410-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> References: <20221113180710.1625410-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=esSz1Vqz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , According to the "Clock Root" table of the reference manual (document IMX8MNRM Rev 2, 07/2022): Clock Root offset Source Select (CCM_TARGET_ROOTn[MUX]) ... ... ... ENET_PHY_REF_CLK_ROOT 0xAA80 000 - 24M_REF_CLK 001 - SYSTEM_PLL2_DIV20 010 - SYSTEM_PLL2_DIV8 011 - SYSTEM_PLL2_DIV5 100 - SYSTEM_PLL2_DIV2 101 - AUDIO_PLL1_CLK 110 - VIDEO_PLL_CLK 111 - AUDIO_PLL2_CLK ... ... ... while the imx8mn_enet_phy_sels list didn't contained audio_pll1_out for source select bits 101b. Fixes: 96d6392b54dbb ("clk: imx: Add support for i.MX8MN clock driver") Signed-off-by: Dario Binacchi --- drivers/clk/imx/clk-imx8mn.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 37128c35198d..2afea905f7f3 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -140,8 +140,8 @@ static const char * const imx8mn_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m" "clk_ext4", "video_pll_out", }; static const char * const imx8mn_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", - "sys_pll2_200m", "sys_pll2_500m", "video_pll_out", - "audio_pll2_out", }; + "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mn_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out",