From patchwork Sun Jul 14 10:53:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3258 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9BA6940F59 for ; Sun, 14 Jul 2024 12:53:33 +0200 (CEST) Received: by mail-lj1-f198.google.com with SMTP id 38308e7fff4ca-2eebdfcb63esf35279331fa.2 for ; Sun, 14 Jul 2024 03:53:33 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954413; cv=pass; d=google.com; s=arc-20160816; b=DO13Oatl6qHnqQCDpskQGYyzm7dSOy9WeW7PWEDMFugzu25mrxLaB0nhaTN3fu9Eo+ MSyTeyRgH5w+cG0sAyYiAFLf81EhczRkXxrMvo87QUBbVQ2pmDvYoh00yt6iyM9ZJ18N iUT6So222XwKmTiLFCvcrOAmE8kX0C21XcjL6klioXbRIcD7/Oa7gmfDqduuir7Uoodj nan5urbmBZahMIrQi7EsPFrJqV05YO2hDdTA6/Ne3YK0WS48U5YE7VbwHkTkN6RFNy86 CXZe0+cXD4wlv8Fu0Dm2/H1SkBxbi26frppPjP51bjegrdY3lkVxq0xH6TK2gDMhLwm5 dfrQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=jIs6Vq7SG1FP+1F7Pt9VcFBRZE72WyIUwXFlmh/9ESc=; fh=wSWnQ5f4NjP5J36hXqes4BHEO/Eaj8SJyNmfh/wPJO0=; b=oDjEQKTVu/HW3XDo8RWqCUAxcwS5kdz/bvsAdYVvNBxDeFXwgF528UN+FYhg7LohSW Sux166FhvVmLoeLxHtuYCE9rSZbi2hsqPvYrv6rA0eOk+BgBUaI87VO1ZQKZCLG0+aAl 8XpkbLTRY6ZYYT4URqEb08jU2Fcgbc1A8hnryoN33YDOaaehQC39kp9JCm/JlZAk1K5b ZEIs53SurDt1yNJnCDzyuYQDtwUb8Et98xIDx0zsGSEohegqhqMxjypfY3nzVZQ7U4og rGVYWdU9OfL3T1AGHJjPe8deLD1O3NcWebfO2C8rv/BMdBm1/Yuhap76vZWm/Smpma8U QnIA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IPMJReQA; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954413; x=1721559213; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date:message-id:reply-to; bh=jIs6Vq7SG1FP+1F7Pt9VcFBRZE72WyIUwXFlmh/9ESc=; b=gQcgaV8CbXe8eOziL0nB6LfQRYcVJ8zoN8j8SQJWNNhBHlp5lmC8IOvsZPvKWA2zkz Qq8pxhS38KWr8HbZK/yemtvdhgwXfGb4EhBvoghv++kqZ8/kHKe3ZvEGzuUKimu+s1OJ S3QNM8UnwlVOWxFzx+mles8jZ8n9xCGzZF9B8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954413; x=1721559213; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-beenthere:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=jIs6Vq7SG1FP+1F7Pt9VcFBRZE72WyIUwXFlmh/9ESc=; b=ZBVtQYeUZHT6mjDNy8O780Xf+mdpAoHGmvGnd9K7uNO1P57THM+OY/GhM3mTWzHS4P gqBFz4HgqaNVZ7FSoyTCf9PhegzUYU14DBC1j0WLXK+u/tVPmL2B/pnbbMhadnRzLUZl lqjNs19U5L2qjJC8rMvh7Ogbuapk6+nYl6yTy8L4Ltdbm4fcnYmjRZZud4dn1PIG5Dhn nTHD2oPTiVzNmbUmprnM41VknXeKAnpkv2ZnMBtqqa2R4mevc0YLKcBMWjAVJj39q7aA gn33+kNdwJm/8w6LgdExPk4+WrTpt7ebZCA1H+fB0gyc5AbqqBba1i6t4MaIyGRnRq5K MqLw== X-Forwarded-Encrypted: i=2; AJvYcCUoprK6gEVa0aVajQzwdc37Aw6MHbD+b3KKUx17olCxPRb3YRYXRa/iRgXzNSh5NhGL0DEjomKgZDtzoQRNsglm2dn8F/eFbtjMT95t9mBGQmQ11MF5eWiO3ujxzA== X-Gm-Message-State: AOJu0YxVakg9lxsGiBjbwPz0HUxM7BfU5uG6KYr4ZjkdTVuJ7PVnnSM7 LlfecOYDCfQL3GDb3kBHewcJjLe6MJ/QlQOH4t9jKS693M5wMy2qELTHsmVM0VHeLA== X-Google-Smtp-Source: AGHT+IGxyLwCa++TzdAVYG2wJfpbmcvg4jdWfGr0ZC74fBG/lks6vyfBw4wDvbKvOo/wgdeuWMmROg== X-Received: by 2002:a2e:bc21:0:b0:2ee:8a6d:8683 with SMTP id 38308e7fff4ca-2eeb31027a1mr139033581fa.24.1720954412762; Sun, 14 Jul 2024 03:53:32 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:cc91:0:b0:585:2014:4d17 with SMTP id 4fb4d7f45d1cf-59821dad88cls1720880a12.0.-pod-prod-09-eu; Sun, 14 Jul 2024 03:53:31 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUvobz0UXRoGih8Ptj8XQ+STKgGJfl2yGyC54PxgaViI2+4kLpsCTyIz+FThd/T1wVspmnE6gQxnXmIP6Y0FhHnMUrG2Rtyg8E9mJSqnYV7n8Sb X-Received: by 2002:a17:906:395b:b0:a74:84e8:9994 with SMTP id a640c23a62f3a-a780b7053e5mr1140972466b.45.1720954410813; Sun, 14 Jul 2024 03:53:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954410; cv=none; d=google.com; s=arc-20160816; b=Vh/WdMQJqv8KyqNAb+02MeGGRrFFFl5nmW4769MlLBR/GvkXOnhci42WJqRarl97aV zvKrj0p9BKPQG9PgVWl+ROtIDF/oBmYWObNmS+PKwoc2L+EXGT6FQbW7Jd7Sa/qlrkAY 8EC+Q4114SYAasStSvtJwVcHVG8earQpOKzkkzYrRHuch4RLtyaGJc3KNckT6VZCuT2X 16XC9vt/QKzwgLnoAddBV1KX1GCmmV7+6rBQZfnQDO+m8Sh2abJ1Fvf6tZ7hj1yblb2d WSkiUv4vW53djD800dULq+NdyYwGvf2YxLbl5ZesS+t843wfA3nTTSG9r4csOQnbusiz UJMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=mLFlSS3LOz2z5PbDNHqhhOO8pKuSllLzwO6lu7HBbUw=; fh=Akzlz2NtI8tE7tt+FatfotIMRIGAofFr0iud+8iYfn4=; b=ZaeiRnxBPXNGw6XdgO/Ck4oxhhEAZ+e9vNZzOP1JXWsE6iOL8bv6iA8BG8Jivqcy7J NbHTrYnWOOUtKfkRxBrd1duv4SVWkD9oodrdAihEwIo65rbIxdPckVWuk8tmt86ciIYh roMuen+OBs5N7zEgNxuz8mVV/371mWBGtbsGkL2L9ncsvPisrUwdiEmzk90cz5qPSxDS VsBU1MXyvNSsy+FbTgXQD2IwWsMR/eUdR3CC43Vcjbw+nXV694pdO7kjVNcWtufSUhjS LnA97vDIlm4UWJ24OFEjlpv0nxGBm4W8qZ/IvBB8v+kHuHDYk+flf2PV2sI2suC5zA5Z 4umA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IPMJReQA; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc7ff35bsor36928266b.10.2024.07.14.03.53.30 for (Google Transport Security); Sun, 14 Jul 2024 03:53:30 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCUnN4iMS986fSdrZDa7Oo5YQwE2MqdkRmHHIUsbYHxf6HmTy/PFlGcITXowSACUISMvFN1YaYDHvHQrcl8vm2sEbi1aFIUl3fQkU+4dx9y9J/ij X-Received: by 2002:a17:906:b319:b0:a77:da14:8403 with SMTP id a640c23a62f3a-a780b68a4cfmr1140636166b.2.1720954410226; Sun, 14 Jul 2024 03:53:30 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:29 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 01/25] clk: Propagate clk_set_rate() if CLK_SET_PARENT_RATE present for gate and mux Date: Sun, 14 Jul 2024 12:53:04 +0200 Message-ID: <20240714105328.35825-1-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IPMJReQA; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Gate and mux does not have .set_rate operation, but they could have CLK_SET_PARENT_RATE flag set. In that case it's usually possible to find a parent up the tree which is capable of setting the rate (div, pll, etc). Add clk_generic_set_rate to allow them to trasverse the clock tree. Cc: Sam Protsenko Signed-off-by: Michael Trimarchi --- drivers/clk/clk-gate.c | 1 + drivers/clk/clk-mux.c | 2 +- drivers/clk/clk-uclass.c | 20 ++++++++++++++++++++ drivers/clk/clk.c | 9 +++++++++ include/clk.h | 9 +++++++++ include/linux/clk-provider.h | 1 + 6 files changed, 41 insertions(+), 1 deletion(-) diff --git a/drivers/clk/clk-gate.c b/drivers/clk/clk-gate.c index bf1c6a93b4..bd0d3d44ac 100644 --- a/drivers/clk/clk-gate.c +++ b/drivers/clk/clk-gate.c @@ -115,6 +115,7 @@ const struct clk_ops clk_gate_ops = { .enable = clk_gate_enable, .disable = clk_gate_disable, .get_rate = clk_generic_get_rate, + .set_rate = clk_generic_set_rate, }; struct clk *clk_register_gate(struct device *dev, const char *name, diff --git a/drivers/clk/clk-mux.c b/drivers/clk/clk-mux.c index 62477e15d2..4feb8e8c82 100644 --- a/drivers/clk/clk-mux.c +++ b/drivers/clk/clk-mux.c @@ -150,13 +150,13 @@ static int clk_mux_set_parent(struct clk *clk, struct clk *parent) #else writel(reg, mux->reg); #endif - return 0; } const struct clk_ops clk_mux_ops = { .get_rate = clk_generic_get_rate, .set_parent = clk_mux_set_parent, + .set_rate = clk_generic_set_rate, }; struct clk *clk_hw_register_mux_table(struct device *dev, const char *name, diff --git a/drivers/clk/clk-uclass.c b/drivers/clk/clk-uclass.c index 4c832f1a53..d768e5ad2e 100644 --- a/drivers/clk/clk-uclass.c +++ b/drivers/clk/clk-uclass.c @@ -516,6 +516,26 @@ ulong clk_get_parent_rate(struct clk *clk) return pclk->rate; } +ulong clk_set_parent_rate(struct clk *clk, ulong rate) +{ + const struct clk_ops *ops; + struct clk *pclk; + + debug("%s(clk=%p)\n", __func__, clk); + if (!clk_valid(clk)) + return 0; + + pclk = clk_get_parent(clk); + if (IS_ERR(pclk)) + return -ENODEV; + + ops = clk_dev_ops(pclk->dev); + if (!ops->set_rate) + return -ENOSYS; + + return clk_set_rate(pclk, rate); +} + ulong clk_round_rate(struct clk *clk, ulong rate) { const struct clk_ops *ops; diff --git a/drivers/clk/clk.c b/drivers/clk/clk.c index b8c2e8d531..67c6b23231 100644 --- a/drivers/clk/clk.c +++ b/drivers/clk/clk.c @@ -13,6 +13,7 @@ #include #include #include +#include int clk_register(struct clk *clk, const char *drv_name, const char *name, const char *parent_name) @@ -60,6 +61,14 @@ ulong clk_generic_get_rate(struct clk *clk) return clk_get_parent_rate(clk); } +ulong clk_generic_set_rate(struct clk *clk, ulong rate) +{ + if (clk->flags & CLK_SET_RATE_PARENT) + return clk_set_parent_rate(clk, rate); + + return clk_get_parent_rate(clk); +} + const char *clk_hw_get_name(const struct clk *hw) { assert(hw); diff --git a/include/clk.h b/include/clk.h index af23e4f347..1900377edd 100644 --- a/include/clk.h +++ b/include/clk.h @@ -452,6 +452,15 @@ struct clk *clk_get_parent(struct clk *clk); */ ulong clk_get_parent_rate(struct clk *clk); +/** + * clk_set_parent_rate() - Set parent of current clock rate. + * @clk: A clock struct that was previously successfully requested by + * clk_request/get_by_*(). + * + * Return: clock rate in Hz, or -ve error code. + */ +ulong clk_set_parent_rate(struct clk *clk, ulong rate); + /** * clk_round_rate() - Adjust a rate to the exact rate a clock can provide * @clk: A clock struct that was previously successfully requested by diff --git a/include/linux/clk-provider.h b/include/linux/clk-provider.h index 59f9c241b8..459fa2d15c 100644 --- a/include/linux/clk-provider.h +++ b/include/linux/clk-provider.h @@ -253,6 +253,7 @@ struct clk *clk_register_fixed_rate(struct device *dev, const char *name, const char *clk_hw_get_name(const struct clk *hw); ulong clk_generic_get_rate(struct clk *clk); +ulong clk_generic_set_rate(struct clk *clk, ulong rate); struct clk *dev_get_clk_ptr(struct udevice *dev); From patchwork Sun Jul 14 10:53:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3259 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 461E7412C7 for ; Sun, 14 Jul 2024 12:53:34 +0200 (CEST) Received: by mail-lj1-f200.google.com with SMTP id 38308e7fff4ca-2ee87d500casf34531991fa.3 for ; Sun, 14 Jul 2024 03:53:34 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954413; cv=pass; d=google.com; s=arc-20160816; b=SEsGhKjzkgRLeGbic7XalIUSeh4Z2RqW+AOjBtEEHCcl9QM3f8podb45hjzn9lBYpQ Ah2pCEbWFeH5gN3gOuE8dTJhYZkCZofj0SRV+/rXAKFXSwDVqTaw/bEvPtMMR3Twaih3 HJ1vH2P3w+UhHPJqqzgUsh7tW3gBAv898cZaiqM1FWw+eeW/NdZLYUAEsfTEDBpvCkUR Og1fQjXBBSwzeNoBw0mZOlebi4lyxOZlE/5sb2E4osFLiuqohBpxXw6PyibIwk7sj9Oc mT2bHGV6rnbmkxIobvd7kpr/AAawQ0mUOMwjfJj9PS+exSAWY6h3S4AGz1OYBmD/Lz2T 0q6A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7/5J050ySnLHJQ7KDtfTRML36AUqcRoWHq6EjO2jgUo=; fh=ukIE92Glr28mHP0EWlKftOPHTbUFUIeWU3P8NGSc07U=; b=WL4E/xDk2BlS335dQHgU8wMNgJq3hCxjw/RmK3cyT7MBbQUstSCP53SBSiWh8+3O/S R9fWPay9iQmsOdDveXQJHwxt+EGGV9DiwW6VxnZZ4MLdz5npdVN3knhZili26N3tAfRq QtyJYWR/+/Ar98wb2OLqQuC/U7KoJVfcs5eO1kUpj714vDE56fHNG17JdMRwDdEmnoBE N6ERatChQynN99OSBVXLoOT08c9fFOquxs6zqaxoodw9qQwGliLuVZVh34l0RV4pM4My eH6ZIQ95S+Cydhzaiq03RXuhgOTj1D/KqglkLySDQpvfVZ3c5TPNsLpHxsSLqC1qk9tW n4uA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=NF7fJvdR; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954413; x=1721559213; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=7/5J050ySnLHJQ7KDtfTRML36AUqcRoWHq6EjO2jgUo=; b=rT6ZMYUKSHkPp+rEeDFrNgU5pL8vZfRs70ojmuAHj7jWaKzctEoI+8USwVXKIS53+o J4/gFRWW4CIqPsQHTGiQ57ruTdasWjtq/wRy7hl5Cf6g8/tW5k3M3tGvbMcrw5Edtxe2 fM3uqAlTmlcQniYgFnRpbwK1uuwyrAF42YOS4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954413; x=1721559213; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=7/5J050ySnLHJQ7KDtfTRML36AUqcRoWHq6EjO2jgUo=; b=v8bvORsj8xIX+hd65MGVAwnx/12Upip62ZcbUjAGpHskfsV2CWmcwuVezA9dWpCdzI s8biLfz82yXzBPDlrmKyZr+sSqXBKyzJNYeLmQ3yuGefqdyEAk67Mzg41NbIYYtO7Yq4 P6uhRUpoOlzg5XW9MXnUUa0GSq15IO1XQuMUZe9udlve83IC003jGEJMDoDo8b2OzvNH OqL/r85kQ4yxlOoh1tBOK6y1A2hLsllogT25TN5RuHErvqFw/6+2aKxECDhZ3HVq7V0j 0htDZerMGSgFKni3rZqdvj1Po461kYjnxA9EgiIwRYzx5Nd1fvRoM4kDIlyFrjTKaCeK SVJA== X-Forwarded-Encrypted: i=2; AJvYcCUe/aYrdmleWUja53sSOEPg9S7A0qjC39/kPBpXeoIxzlcHP76mPD7O4DpuKg/8NjgeaQpDZ7/gb+mp5csZci99hKU6wd40Y7bE2ucsGLKdlbLo6f+GFP1lK0B+TA== X-Gm-Message-State: AOJu0YxYnyznZYt8mGaDlJyt8zgGU3MyteVo28Pw+X1JBKg596qj6ZUP +w99sKansQ1vaedGvA4DOMnRhZzXoOEfg8vE0PYcF6hqSF71R+fxiGYQtAe+HiHceQ== X-Google-Smtp-Source: AGHT+IHViNCwG9Mi0IidPYOvBtbkBp9barVuJjg9/0FOtF2GquqJrNcvqRGjgwGA59u/cW95uI5npw== X-Received: by 2002:a2e:9d06:0:b0:2ec:4acf:97dc with SMTP id 38308e7fff4ca-2eeb30bc9eemr107921171fa.11.1720954413677; Sun, 14 Jul 2024 03:53:33 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:5249:b0:599:9c73:c397 with SMTP id 4fb4d7f45d1cf-5999c73c4fdls1077852a12.2.-pod-prod-09-eu; Sun, 14 Jul 2024 03:53:32 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXWEBzMIgih5Ynwt0DSSKDjEJBhyrAyUfnm0cs01kO9MsdkBaTFQwNftdl0sEn5acv9+OYxpUAOh/5EfR2hIj3dQ7Tj3juBPt/vmZOv7pvxhfWY X-Received: by 2002:a17:906:a89a:b0:a77:eb34:3b50 with SMTP id a640c23a62f3a-a780b6b1da2mr937445666b.20.1720954411856; Sun, 14 Jul 2024 03:53:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954411; cv=none; d=google.com; s=arc-20160816; b=y+LVFy0oDU0hZFgG0gtEoBSwwxCmscw1ts7YjGnJKIqpEvzd7htu1WEKr25CDgmpF+ TV3cIvlBDBzbNi7lWYE9ufnO4yxt04/pjG69lNDK/teG7J43q7h995mt7/QWUNQuvCUH /IVkwLV75J6W4PK05PzpKZwOX9tEV20JT1K6QJ3adLsN2nHC/Cgu7BtIs1c21wW9kNN7 2Q1U3QI02bfbEw1Sh9vF1aBhx+UaXgU21lMZkhx47+2j4CqgVO7mfqopr4NmOK0QD6T7 ds0V8u55cPJBUYqaoPlsGx0tt+wvxkXdujSlYFaaxTlfRd8+y+EnAfHi5m9N1W9f4CL3 /LBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Yh4v3D3pWHHqrsVDjmkbDuP1IwQL+jZVx5ue+4JboHQ=; fh=ADnWMIVZvC9r3r0x1algWfSBx3Mlpp1QFNQa0sgVcSQ=; b=m9inX6B/knEM+0gI6wgejxrM1c/i9N4hdVzm3+EbCM7PTsCRRxGt4lDSF6F3URXjfl ge8HdhyvKb+Dknaxy55L4RcVq4MFrVNvP5IHbE6XUkFj5UOCJinFFJd++d4UW2H6/0vC 1+tS3a2dk9IbqZrkdym4DlXr2m7Fd92kFkfxN+Nq7Zu8jFPTcGrdXnm3ryxaQ3mcCaJp dled13HR6OFaPRaNxwZYAzets7ZG+eYQjbDILqSsOnO2LI+d31qtW4CAWS4uphpsW6D6 w2etlCl2duAp0wsL0Vi4xz9CyFFon9vAHaJ9fOqj0FJaCOR06S2qrSRIM9hMbZjOWguQ upUQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=NF7fJvdR; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc7d8cbfsor41207466b.8.2024.07.14.03.53.31 for (Google Transport Security); Sun, 14 Jul 2024 03:53:31 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCVi3NKnd3AkOwlHfEfEONGNzrXMQ7ZJ9r9nHtshCILcz9v2gPweAPNTEcH1F0AEENy59L1GGXVhsLgd8taNMESGkyZ4S8mXStCv7j9GkUp5CVNU X-Received: by 2002:a17:906:6d48:b0:a6f:e66a:1d3f with SMTP id a640c23a62f3a-a780b6b30cemr1058843866b.32.1720954411466; Sun, 14 Jul 2024 03:53:31 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:31 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 02/25] clk: imx: clk-imx8mn Fix nand and spi clock parent Date: Sun, 14 Jul 2024 12:53:05 +0200 Message-ID: <20240714105328.35825-2-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=NF7fJvdR; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The osc_24m is the clock-output-name and not the one that is used as internal name reference from the strcmp. The clock that use osc_24m, will not be able to reparent it as they should. We need anyway register the osc_24m clock fixed factor in the clock tree. Fixes: 710c4ffb890 ("clk: imx: clk-imx8mn add gpmi nand clocks") Fixes: 85b1c11989c ("clk: imx: Add ECSPI to iMX8MN") Cc: Marek Vasut Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mn.c | 15 +++++++++++---- 1 file changed, 11 insertions(+), 4 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index ed9e16d7c1..bfd1677520 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -57,15 +57,15 @@ static const char *imx8mn_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sy "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; #if CONFIG_IS_ENABLED(DM_SPI) -static const char *imx8mn_ecspi1_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_40m", +static const char *imx8mn_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mn_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_40m", +static const char *imx8mn_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mn_ecspi3_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_40m", +static const char *imx8mn_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; #endif @@ -105,7 +105,7 @@ static const char *imx8mn_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sy static const char *imx8mn_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; -static const char * const imx8mn_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", +static const char * const imx8mn_nand_sels[] = {"clock-osc-24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; @@ -119,7 +119,9 @@ static const char * const imx8mn_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_10 static int imx8mn_clk_probe(struct udevice *dev) { + struct clk osc_24m_clk; void __iomem *base; + int ret; base = (void *)ANATOP_BASE_ADDR; @@ -238,6 +240,11 @@ static int imx8mn_clk_probe(struct udevice *dev) clk_dm(IMX8MN_SYS_PLL2_1000M, imx_clk_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1)); + ret = clk_get_by_name(dev, "osc_24m", &osc_24m_clk); + if (ret) + return ret; + clk_dm(IMX8MN_CLK_24M, dev_get_clk_ptr(osc_24m_clk.dev)); + base = dev_read_addr_ptr(dev); if (!base) return -EINVAL; From patchwork Sun Jul 14 10:53:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3260 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9D5EF4130C for ; Sun, 14 Jul 2024 12:53:35 +0200 (CEST) Received: by mail-lj1-f198.google.com with SMTP id 38308e7fff4ca-2ee97349a5fsf35450831fa.3 for ; Sun, 14 Jul 2024 03:53:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954415; cv=pass; d=google.com; s=arc-20160816; b=jCmkoMSr8IPqAPtqF1XxpGMr/k9OG2qoUdI7f0qU7ybw7ofmbBhj2ypjzVJHOcfswk oQL83prLzzsLrlpiUPVu+gMypuyR8ObvJ7LgxMJ9WvleI/jz4GOJu6q6V+oK+4s3w5f/ xfZ8Keiin0p4I4MmabM0JVNaT1JOWCZqSn9pywZhgo8eH6zXaFYqENb5E3B9bT4CFWA5 Yag8EvuLmp4eqizHBZ6MEaNV74rmL8voMyi9jqRR+ClVFhUtmQH16rjI3jxyYp5GJXak mT5l5wlryrrfsm9GfWsAY4SNsBbzspzKnn2d2SIj3e9+tukk6rpqsXpiFocBo09rz6Uk TaWg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=scphWvKlhwaHW2PncH3OWX0DxCgnxVCSW49fKLNBVb4=; fh=WRsYftqnSzHHFUfyFrfIn5P5i5Dq+BwFZ2LkfQyIrEc=; b=VJ54BZTtwExLMAAScX3tV6Q0GxYiS+Z/SYEQSi+4r6INqLgVRBGct90GEG/x20JWKD uQqG0Bkw23J5veFfXedcRIk/FMw30Wad6KOLXLjWnU3MZ97gyde0N9+WAXWnw0bcbTa/ R6zJw/GVURyPrWFc4JD9v0TVoTuw/rtWTvwOGx7vqZJmlKn4GnKzSAuuIfo6ZXXAwACr 9dKJqnOrC8cfR41tLtwNZW8ZPZvg6U5JMdLxdSpaBCR3gR3PDnjw3JQkThHS7iLor76u zNst/WQDUieTHmnTeZ+I7hyJ7H21smJB2n3B1r+BHi4HQTWLHv0MuJg9CuuixXu/Csqi 1f3w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=B1uAUMxU; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954415; x=1721559215; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=scphWvKlhwaHW2PncH3OWX0DxCgnxVCSW49fKLNBVb4=; b=nF7pOvPANPiUNDtqdbfdXXY23iw2PkZu8GJRdtQWub17uVvt/U/FWUsPAr7OikE+tR Q7mQxIPmgpgK6BoE548W39shoyAZb5lPjIsqJL26aQlmHuynaRykg1aAl8s3wJh6MmDs 3+/OwUJkV6ZNBFVYMZ8yIometY8UAZ1/2F7Uk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954415; x=1721559215; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=scphWvKlhwaHW2PncH3OWX0DxCgnxVCSW49fKLNBVb4=; b=eMb1eBDX4JEirah+pjdJzgiVa6W3eDuG+xZ/pp7bjU/VhzC1F9SO6ALJ9B93vfq47b wD4pbAPph+dtBuZce8iYnBM6xiqwxHn0VaT5Us39lLezQWhS8MZuYsj/RTBUBZPDrV7Z pkOqLG9pSWyyJACcvtb06FzqyIO/gySdfZ1/7jrHKl5gdHGTnwOjUtomORYvcV26Stxj KHKREBgwMU5ZoSmlJBjHOVANptvCBsPZ1anYfN0A17iDEc3jQX5u9hVuJqMKmWJgEDER U9D2zMxGYbJM3HQt+1cMnIG8ZH0ozL7mw/NuUNFF2ofwZqV/qw/arVZH/gUj85oxUfCg ytKg== X-Forwarded-Encrypted: i=2; AJvYcCUeUAo/UlrNyPlerLsP0Qqsdmtp2Jn16vvTstX6sStKmt8q3L3wCj2uD0Cekj482Gcxm+82Xl4bkYFNtKIsTHsUo8TOWP6nIdQxfaSEEUqMUSxh67YbfbW0zPrLNw== X-Gm-Message-State: AOJu0Yw5N0UoxcQ5SF7FkKGxTU69f/PFnR8/E7TeXodeQSjHGll/x4re Vx/vmtrlz5Ilw3RCxVSjZuhVJjgJlg33WojyOQhYpSghY4tqCSXIbqe+L8hRUMP4uw== X-Google-Smtp-Source: AGHT+IEmTZ+HaSaYgdaGP744v5+NVUZYkmmyZwwoYUgYk78zsDHKGce1ubGc9fzZk5A6IW08UYeTIw== X-Received: by 2002:a19:434e:0:b0:52e:9e70:d06e with SMTP id 2adb3069b0e04-52eb99d4c9bmr9404280e87.53.1720954415005; Sun, 14 Jul 2024 03:53:35 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:df14:0:b0:58b:30e8:e88e with SMTP id 4fb4d7f45d1cf-5982612f083ls192791a12.2.-pod-prod-03-eu; Sun, 14 Jul 2024 03:53:33 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXOWc6KzL7igEjjlCEG0LAtkHhrUpiY0vvwB331VLCBMj6DRvJhnNPjUIZ1Y7xid85abpuz8oj2agoHOU5ZDben/io4PeM4xAt9575SSN/0hY4v X-Received: by 2002:a17:906:d925:b0:a77:c364:c4f2 with SMTP id a640c23a62f3a-a780b883457mr924687866b.52.1720954413257; Sun, 14 Jul 2024 03:53:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954413; cv=none; d=google.com; s=arc-20160816; b=xdZ/Jfgg3aP/3ezP6BEueB+V1c9so9QZc6Bdgh5e3PjxMKr/aDi5xNKtpoytecB+FR jNHelkwZxK68f9gk9MVDgJVWmEl6QZEb3NXn8KoYwFlmjOjd9nmCdpNv4NhQXL/LWuGp 7xnD6YogSRvwoODrZLY20kXQ7nvfCItZx49yUFannUw6KPIkO5f1V/tyoi3BxGwwLSwv 3fUfwYqDfwHlvyeTM7jd2hGKn0FECANTLTAD05QN/xFIjJ1bQhtqLWVHdrUMJglQhXFB T3Ha1stsbJwYQC4t30KRihvsVzWpcU9+O2HHE0DoG6lgSazrvler+XsyzZSbwHhnXpby wlhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=NeWtkS9gbnw1LCxaD4G1Iqu+SKOGYmscDMuGheSgVMw=; fh=geiNZIdP3rGqmf9CwwxpOg042FjHNQobpo7HhuzoWW8=; b=GbL0FBIjUJlybaFAhCJvUsPv9qubFQq0e6SK8SLDWCptsM6aIjdv+xfnRgUJNpjqW6 OAbWk+NUhBpbzDorPcBBBK8CZcktkKrUYdfVYmip9FezWQs7TLLTtbgnY/alW85Wi1CM x/hAQ5Gb/6NW3AR1k0cHN7+8uVx1w4FmEfNmWQhO7ehjIqUAEMiddYbwIhdXbGPZDNwt WusTSQchI96luTS8xjM5XwQxfdEWm9EcN5T0n43nuuksjsZ8x59s3f+CJ687wTbuhSaI dyTvDYWwtVBmfWoW7IqltJb83GOUFyX859zFmu/mmbRD7pX8PVEyJn9+Rg+xXmfndnDC 1TAA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=B1uAUMxU; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc7fcd2csor43531266b.20.2024.07.14.03.53.33 for (Google Transport Security); Sun, 14 Jul 2024 03:53:33 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCXWTGLrcij9p/zydZGYzR+t3M5G2D2Qb8UAuPPQSsYATEoowLrebqg5U5LmME9EqcPetc77/+jVZTk6aIrZIAnDiA9srMC0lhQnX3xS+IC/rGAK X-Received: by 2002:a17:907:da7:b0:a77:eb34:3b4b with SMTP id a640c23a62f3a-a780b68a989mr1335484366b.11.1720954412767; Sun, 14 Jul 2024 03:53:32 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:32 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 03/25] clk: imx8mn: Make parent names arrays const pointers Date: Sun, 14 Jul 2024 12:53:06 +0200 Message-ID: <20240714105328.35825-3-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=B1uAUMxU; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The arrays containing the mux selectors need to be of const pointer to const char. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mn.c | 142 ++++++++++++++++++++--------------- 1 file changed, 81 insertions(+), 61 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index bfd1677520..8911e342f1 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -16,106 +16,126 @@ static u32 share_count_nand; -static const char *pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; -static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char *arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char *sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; -static const char *sys_pll2_bypass_sels[] = {"sys_pll2", "sys_pll2_ref_sel", }; -static const char *sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; +static const char * const sys_pll2_bypass_sels[] = {"sys_pll2", "sys_pll2_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; -static const char *imx8mn_a53_sels[] = {"clock-osc-24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", - "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; +static const char * const imx8mn_a53_sels[] = {"clock-osc-24m", "arm_pll_out", "sys_pll2_500m", + "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", + "audio_pll1_out", "sys_pll3_out", }; -static const char *imx8mn_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; +static const char * const imx8mn_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", + "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", + "audio_pll1_out", "video_pll_out", }; -static const char *imx8mn_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; +static const char * const imx8mn_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", + "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", + "video_pll_out", "sys_pll3_out", }; #ifndef CONFIG_SPL_BUILD -static const char *imx8mn_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; +static const char * const imx8mn_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", + "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", + "video_pll_out", "clk_ext4", }; -static const char *imx8mn_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll_out", }; +static const char * const imx8mn_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", + "clk_ext1", "clk_ext2", "clk_ext3", + "clk_ext4", "video_pll_out", }; -static const char *imx8mn_enet_phy_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; +static const char * const imx8mn_enet_phy_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", + "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", + "video_pll_out", "audio_pll2_out", }; #endif -static const char *imx8mn_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", - "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; +static const char * const imx8mn_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", + "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll1_out", }; static const char * const imx8mn_usb_bus_sels[] = {"clock-osc-24m", "sys_pll2_500m", "sys_pll1_800m", - "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", - "clk_ext4", "audio_pll2_out", }; + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext4", "audio_pll2_out", }; -static const char *imx8mn_usdhc1_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", - "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mn_usdhc1_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; -static const char *imx8mn_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", - "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mn_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; #if CONFIG_IS_ENABLED(DM_SPI) -static const char *imx8mn_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", - "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mn_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mn_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", - "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mn_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mn_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", - "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mn_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; #endif -static const char *imx8mn_i2c1_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mn_i2c1_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mn_i2c2_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mn_i2c2_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mn_i2c3_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mn_i2c3_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mn_i2c4_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mn_i2c4_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", + "audio_pll2_out", "sys_pll1_133m", }; #ifndef CONFIG_SPL_BUILD -static const char *imx8mn_pwm1_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; +static const char * const imx8mn_pwm1_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext1", + "sys_pll1_80m", "video_pll_out", }; -static const char *imx8mn_pwm2_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; +static const char * const imx8mn_pwm2_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext1", + "sys_pll1_80m", "video_pll_out", }; -static const char *imx8mn_pwm3_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; +static const char * const imx8mn_pwm3_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext2", + "sys_pll1_80m", "video_pll_out", }; -static const char *imx8mn_pwm4_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; +static const char * const imx8mn_pwm4_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext2", + "sys_pll1_80m", "video_pll_out", }; #endif -static const char *imx8mn_wdog_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_160m", "m7_alt_pll", - "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; +static const char * const imx8mn_wdog_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_160m", + "m7_alt_pll", "sys_pll2_125m", "sys_pll3_out", + "sys_pll1_80m", "sys_pll2_166m", }; -static const char *imx8mn_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", - "sys_pll3_out", "sys_pll1_266m", "audio_pll2_clk", "sys_pll1_100m", }; +static const char * const imx8mn_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_clk", "sys_pll1_100m", }; -static const char *imx8mn_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", - "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; +static const char * const imx8mn_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", + "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", + "sys_pll3_out", "sys_pll1_100m", }; static const char * const imx8mn_nand_sels[] = {"clock-osc-24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mn_usb_core_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", - "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", - "clk_ext3", "audio_pll2_out", }; + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; static const char * const imx8mn_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", - "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", - "clk_ext3", "audio_pll2_out", }; + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; static int imx8mn_clk_probe(struct udevice *dev) { From patchwork Sun Jul 14 10:53:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3261 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lf1-f69.google.com (mail-lf1-f69.google.com [209.85.167.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DF75A40F59 for ; Sun, 14 Jul 2024 12:53:39 +0200 (CEST) Received: by mail-lf1-f69.google.com with SMTP id 2adb3069b0e04-52e97e5e3a8sf3437863e87.3 for ; Sun, 14 Jul 2024 03:53:39 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954419; cv=pass; d=google.com; s=arc-20160816; b=x9gQjawQIIjn7wS03jsMdixQiTn3qmBTmbq9yJqCDlhM2kW3nt1a+ccG9eMHr+DxtA WbRBd7fkeSJ66kfkf/elX8uCE0h38sBYnDhy9UjuYfu4RZg67cmcTZbrrK9RPSZ/oDLm Kbsvh6zMMJAKeHEA34wYpQsOvYVGM0xcEsfqiI7VxxuWZ3PKEB9XrbOeRg+LV26Hg54T deUQmc6jccsKw36wahZDINQJz58nhr1e+bbsYp+I2BZUL2kKyndq4rNUIhXs9Del3vt0 lAjfLewQi1IPBrXLP76SzTUjLFIG+aKmES8YUXKTh5J0HUlhiAGZ9M3OEitOjOLfX7gK nmtw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=98nLGDFvK3d3pl6lAZ5SJvFCIhQhD2uRZo8TGAUefS8=; fh=wRWuIx2mLIAp7dPP7aQLfupNANZjXFWqEkW1ZoH6CqQ=; b=HBLgIN4oticog/nn33BbcoXjIZLRx2QE1CqeG/zq4CnBfDb2QR6yIVdLzEk7rGEyUL h9Z27FkdcUrvvsIibaASXWTkHms8FvueqVEL7DXT8MxmKcgyvq/l5ZUyOMiKhoIxxzqJ e8zXyv3XqeuYC84ldGYZLTAGJmvHFp1Dy1lt6l02ubppPZa7BnDCWkIA/NiukjfgJo5B 9rvGd3Z9VFv7CyVD3dSHHjkJ5a/Su1gQVBAjHf5nxWSzI/unXMJeg3iDlAgOiQ2dvCt8 qAmXKRn46+xp0Em6EJBANspFpKSnyj42UaV36f3MY/qegDUrsfPYV5pJprcRpIkNZxYX Z2RQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZYNsP0IM; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954419; x=1721559219; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=98nLGDFvK3d3pl6lAZ5SJvFCIhQhD2uRZo8TGAUefS8=; b=QiiFP23fCpZwGmj+AtI7LuIxpm2WdifJHWKSPuTGmKNVbXOWC5+eqQHe/LQF0Onu9c g6Ls8h09vyilw86onxvWg6MP32aQCw+E03p3rUv/RFIf0w+A3wy7Lkezj94Z7/qLMccr O7kRo1Ecv7NyR04mk2eoN60N4H86sVno+t+8A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954419; x=1721559219; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=98nLGDFvK3d3pl6lAZ5SJvFCIhQhD2uRZo8TGAUefS8=; b=Eyf2yC2Z9D6Qt8EQbQ+sUGMVfGVooOQJj+ndZki5Ux/xx7ZL0Ppe+bcIWhdEz0ia3x fmTEwyXqerWnSBu/7YEXKMvUSEq0Pkhzgqaplsx+0igjTf5v1ChG6RL60nGpK5Udi57v vPENU6pUHso7QwZlRlEo+etialQYseSGtD61vK1bQ2ioJsJwdYZqHx/9U89HM0ZIQb/n 4Vj0Pm5I7M+ool9NefEDR+ymuJ6R+DZK9m4+IE9C7WpwNsQ0hagCETH7zUhGEDHu/IS4 0b6j0vKcpqpv+Eo+wB7nEGC3l8J1VxuUMh4227gJLmtJda1i6BwhyVJU6jAXoEGLm5NV WtFw== X-Forwarded-Encrypted: i=2; AJvYcCWXjtoKCsLIhUkoAtw6CSTTo9Qb/NelVUjUA9MJ4sni782dk2xkGM5DNu0iT67Sz0AG5zzp0zr48Fk8Y7uPjwG6z74Zl6J6QoqYzmyc/evacOPcFkP4i8gtPPc1uQ== X-Gm-Message-State: AOJu0YyIL3YjG40jxLyDJznZXDuxaHLuYRf74r6NSQD3EtFcYMYDde7u KEIoA8hxn0ILQESW+bktJ73GWldylKVpnu3XcJZUBAjQOcCxk+WPtm+ZObap3fPgFw== X-Google-Smtp-Source: AGHT+IHuOjuZNkIQjrj80NBp33z6T9hpWDa/xux8OEq8aHkrHE+5P3Bpc6zjkaTXoeHYTVWFB4E+fQ== X-Received: by 2002:a05:6512:74b:b0:52c:e393:6634 with SMTP id 2adb3069b0e04-52eb99a325dmr8497548e87.33.1720954419326; Sun, 14 Jul 2024 03:53:39 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a19:ac02:0:b0:52e:9707:ab58 with SMTP id 2adb3069b0e04-52ec45047fels1543056e87.1.-pod-prod-04-eu; Sun, 14 Jul 2024 03:53:37 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCV4qywC/IU+bnGrl9vkyFv/blOwuwfrRfKC5nloH/kVvx0ONTJalqiPz7aJP4qWUha3U2ax9DFcB5YVmsRSN9IqUdRPreX+mq3eSaH1n6kSqDNy X-Received: by 2002:a05:6512:4011:b0:52e:934f:bda5 with SMTP id 2adb3069b0e04-52eb999a25dmr12509772e87.21.1720954417142; Sun, 14 Jul 2024 03:53:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954417; cv=none; d=google.com; s=arc-20160816; b=0i/EfvyjWeEh5dnvMyjEqBCW52/xlNMCQHljQBpFLQmkqBvQfHuBboaiATEddzU4ZS ns6gVFCf+bQOY79qfsjfe9Wl3owVe9q6bU3d2H/rhjQrfKjw/JnEqXMj2K+NXcLDeak3 fTTMLO4qghonw4FORZgZM//Zs+E6ZYpQaiT84VJk4iiHD9IWF+9mC1iMnHiStSB0BJll x7Ad/2WzpEyVGQ/u347pudEJpgG9RPMTxAacefJyREXh/ZHNbaKTHGinK/sXWa69FY3T uRlPbSuZdEhXeB6gm/66BlOxgqKPm5XRo6yalaqDc7SuIIgAP9/0XstKTtEalur+QDDc ESOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=buiSbQzLP0gfv4iQQlsY8tHFLp+E5GR4KdSjucy5p3E=; fh=DoqJK2dFFLfg+iRDDQMwzjRtKffaleOhJzL6K36mv3E=; b=m0Qq99Bak5Gi8z2OreWt22cHW1KvSfTNYB4ZVGx3RJQVNOA3VIMJzH5Uj0hxyNYjs7 V0PFydYCIXIkuTxeowB+iEgtfjfN3FGk5KIVG1LdzTWaSq1nCtv9bw5DTI9lU6cOuVo8 zWSckUaCq0Ud2QU7FnBKCKhyCsxRrAEkNq6zkUHRHOe8MKxVyb0b3WMF6I35JUm9t7+q Xfc2TbSQajcEToZeOXQFQ7MBQ1QN5w+mICxVkYscSWvjMp8UI0saNVKAIw4lQJq2+ixP wroTezJEwZKdRCBYbvws+uiVF7jJPqtOosmIM8hfzOIJ9STvaGOluvJXA3b1u5wQy2mh Cwyg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZYNsP0IM; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 2adb3069b0e04-52ed254a265sor474637e87.16.2024.07.14.03.53.37 for (Google Transport Security); Sun, 14 Jul 2024 03:53:37 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCWv+W+YCLleQTdE1NHb9WJ7LHej5HRHVEoGXQKJMl7ZIMSdkT/72Ho4Wd3Y17tN8Io1soJi6NnNdACpHzsuDpitQi2dvF8peE2/QBvpI9xydHl+ X-Received: by 2002:a05:6512:1051:b0:52e:76e8:e18e with SMTP id 2adb3069b0e04-52eb999198emr11362414e87.7.1720954414584; Sun, 14 Jul 2024 03:53:34 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:34 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 04/25] clk: imx8mm: Make parent names arrays const pointers Date: Sun, 14 Jul 2024 12:53:07 +0200 Message-ID: <20240714105328.35825-4-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZYNsP0IM; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The arrays containing the mux selectors need to be of const pointer to const char. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mm.c | 157 +++++++++++++++++++++-------------- 1 file changed, 93 insertions(+), 64 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 70e2e53bde..e538f047b3 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -14,108 +14,137 @@ #include "clk.h" -static const char *pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; -static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char *arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char *sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; -static const char *sys_pll2_bypass_sels[] = {"sys_pll2", "sys_pll2_ref_sel", }; -static const char *sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; +static const char * const sys_pll2_bypass_sels[] = {"sys_pll2", "sys_pll2_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; -static const char *imx8mm_a53_sels[] = {"clock-osc-24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", - "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; +static const char * const imx8mm_a53_sels[] = {"clock-osc-24m", "arm_pll_out", "sys_pll2_500m", + "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", + "audio_pll1_out", "sys_pll3_out", }; -static const char *imx8mm_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; +static const char * const imx8mm_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", + "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", + "audio_pll1_out", "video_pll1_out", }; #ifndef CONFIG_SPL_BUILD -static const char *imx8mm_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; +static const char * const imx8mm_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", + "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", + "video_pll1_out", "sys_pll3_out", }; -static const char *imx8mm_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; +static const char * const imx8mm_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", + "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", + "video_pll1_out", "clk_ext4", }; -static const char *imx8mm_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll1_out", }; +static const char * const imx8mm_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", + "clk_ext1", "clk_ext2", "clk_ext3", + "clk_ext4", "video_pll1_out", }; -static const char *imx8mm_enet_phy_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; +static const char * const imx8mm_enet_phy_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", + "sys_pll2_200m", "sys_pll2_500m", "video_pll1_out", + "audio_pll2_out", }; #endif -static const char *imx8mm_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", - "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; +static const char * const imx8mm_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", + "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll1_out", }; -static const char *imx8mm_usb_bus_sels[] = {"clock-osc-24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", - "sys_pll2_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; +static const char * const imx8mm_usb_bus_sels[] = {"clock-osc-24m", "sys_pll2_500m", "sys_pll1_800m", + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext4", "audio_pll2_out", }; -static const char *imx8mm_usdhc1_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", - "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mm_usdhc1_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; -static const char *imx8mm_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", - "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mm_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; -static const char *imx8mm_i2c1_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mm_i2c1_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mm_i2c2_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mm_i2c2_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mm_i2c3_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mm_i2c3_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mm_i2c4_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mm_i2c4_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; #if CONFIG_IS_ENABLED(PCIE_DW_IMX) -static const char *imx8mm_pcie1_ctrl_sels[] = {"clock-osc-24m", "sys_pll2_250m", "sys_pll2_200m", "sys_pll1_266m", - "sys_pll1_800m", "sys_pll2_500m", "sys_pll2_333m", "sys_pll3_out", }; +static const char * const imx8mm_pcie1_ctrl_sels[] = {"clock-osc-24m", "sys_pll2_250m", "sys_pll2_200m", + "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_500m", + "sys_pll2_333m", "sys_pll3_out", }; -static const char *imx8mm_pcie1_phy_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll2_500m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "sys_pll1_400m", }; +static const char * const imx8mm_pcie1_phy_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll2_500m", + "clk_ext1", "clk_ext2", "clk_ext3", + "clk_ext4", "sys_pll1_400m", }; -static const char *imx8mm_pcie1_aux_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", - "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; +static const char * const imx8mm_pcie1_aux_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll2_50m", + "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", + "sys_pll1_160m", "sys_pll1_200m", }; #endif #ifndef CONFIG_SPL_BUILD -static const char *imx8mm_pwm1_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mm_pwm1_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext1", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mm_pwm2_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mm_pwm2_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext1", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mm_pwm3_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mm_pwm3_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext2", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mm_pwm4_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mm_pwm4_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext2", + "sys_pll1_80m", "video_pll1_out", }; #endif -static const char *imx8mm_wdog_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_160m", "vpu_pll_out", - "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; +static const char * const imx8mm_wdog_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_160m", + "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", + "sys_pll1_80m", "sys_pll2_166m", }; -static const char *imx8mm_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", - "sys_pll3_out", "sys_pll1_266m", "audio_pll2_clk", "sys_pll1_100m", }; +static const char * const imx8mm_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_clk", "sys_pll1_100m", }; #if CONFIG_IS_ENABLED(NXP_FSPI) -static const char *imx8mm_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", - "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; +static const char * const imx8mm_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", + "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", + "sys_pll3_out", "sys_pll1_100m", }; #endif -static const char *imx8mm_usb_core_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", "sys_pll2_100m", - "sys_pll2_200m", "clk_ext2", "clk_ext3", "audio_pll2_out", }; +static const char * const imx8mm_usb_core_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; -static const char *imx8mm_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", "sys_pll2_100m", - "sys_pll2_200m", "clk_ext2", "clk_ext3", "audio_pll2_out", }; +static const char * const imx8mm_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; #if CONFIG_IS_ENABLED(DM_SPI) -static const char *imx8mm_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", - "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mm_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mm_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", - "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mm_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mm_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", - "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mm_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; #endif static int imx8mm_clk_probe(struct udevice *dev) From patchwork Sun Jul 14 10:53:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3262 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id F411640F59 for ; Sun, 14 Jul 2024 12:53:40 +0200 (CEST) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-58bb70e381bsf2929880a12.2 for ; Sun, 14 Jul 2024 03:53:40 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954420; cv=pass; d=google.com; s=arc-20160816; b=YGXx4m5911DUwon+iuId+5Rg35FDxwjmH2f75HIQonqLicE/gVzYuPSr9EbPzj05QO h3LnDFSc91U55mLraClDRM6ZqmPJYVIC7zcjWrd++HOO+Oe/4PqXz/6F7vN/FF0Y1JLX abEkcXwwKwR7nGToxTAG8knMBpX00cqWrB3JDKlMDaKei2xzZY4TEpLejcTxiZ6Nd+Ms a+emWNPCv+zIauyHhr8n3XzBZ76oAZXpvlTO2YjMR9UMRZztxQLfth0/q00wkADPii8U in0xv7oeqmO5GLOUhZctINaT3IMSUw4u2mVRj3F0dSMyHfwVcWSYEVfWRFWN0vRoLvgL DFsQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K0qzmPR7VV+OMpuFjP9BPZ9GPA94hBDeSRKP8Ov2y+g=; fh=gSwqviKVcXkVSN+GNcPycDb9WEajNSe8UkXcUeozNeY=; b=OODz2hE7kNJ7EiRumNivLct3EXmuFkDYVtOr15rtf/90GsNM9/0yqlGUsDZQuA5Pfw 0d4AFWn/DMc9KAkLwGhXOk1ku1wkmqQc+YEDzuPwuGlVxZTKuxUpvrjAMLFleApCGyBh lZxvQnz18J96kAjWa8rcM05aFbm2TFUwVOuvBrp6BD8ImsoLidtm5pJGPkFuZKWdkygG PuO1WfGkPLFYCBwsHHVJZau/20chRWVN2UtKsGq1ftIvqA/Pa0mMQKFdud10ohSA8zyt K4IvcEn2DOmWIgc6QDtaX8JU5Ln5PDjnpFYGvTWM/jnOD8XsHiNYp++9ZYd7rTl2gE6L ZotQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EMeWD8Sb; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954420; x=1721559220; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K0qzmPR7VV+OMpuFjP9BPZ9GPA94hBDeSRKP8Ov2y+g=; b=CW/e1DYw1uUdBCl9aJVEp5JZM+BlOB69IFofKiWAvI5YliI5ROUg2C/jHfeUloLBCr fpjm7LB4csbyWzu11lHY6hrazf2/SUKHLiKh6sc/TJLo3ul5vqwDahsOJoF6h6zSV9Vw Gq+xuHcerctH0nVP5u3PxKh3GNcr89p8qaZso= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954420; x=1721559220; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K0qzmPR7VV+OMpuFjP9BPZ9GPA94hBDeSRKP8Ov2y+g=; b=teT/olXb5HTyjgXf9JVEuitKpQvUw2jerBRn77iLR1KS3kcQXl4TFue4Fx/mykO8Ve 62t1Lj1pLcenaJK6DmJGFjdehkoJFN8QBBbwTLC2AliTMcmS/zv2lz5wJBESLoD3PmPV U4DAvQPC+50MZxlp1ai5sU+GXu9RZX+5BLflEjPAB+2DHyurTA/WzHyfaQLZJRYTz3t5 1zCEjty0bYs4X8/MVK8tpMmpEZQ8IEi6b0Bb3oEtn091SO1O0xiryYQ1iAEZU3tF+STo 5AQpOGuLFyMAS/BMNd977yGFTBAbRZ20VMimIo8uJX1EYRW4dMpzq2OYnevNXzX1RY65 0jbg== X-Forwarded-Encrypted: i=2; AJvYcCWFowzfg1MvAPaJXSWdmguPm3tX+46+3ROhqrsa3d5IzVnKAsun+buaTR/yvF5P9CAyF3P7YKM98Bg0N86E2dzpRj8Sl7MYBF584gdT5/3ajqXubC0qP3ibkkjv+A== X-Gm-Message-State: AOJu0YwQAsHfuhI1S9VH3Kb3tPU1dG8NdZ31hwBcYBJXrmbAZkKxyCjU YJL3Tk1ueekR7sZB+eV6WkzxJCJlWewbmBPycitnv20Qz8cYrUhOhskI07xl8mGQHg== X-Google-Smtp-Source: AGHT+IEzLC0ymDy37AwVPHXGa+TI1FGHLyg5rVokqaaToShYTxwKDtgpXc+f4JFvKAY1z+s012CQqg== X-Received: by 2002:a50:9f8b:0:b0:599:4c76:69f6 with SMTP id 4fb4d7f45d1cf-5994c766dfamr5074477a12.1.1720954420561; Sun, 14 Jul 2024 03:53:40 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:cc91:0:b0:58c:3dc1:35d4 with SMTP id 4fb4d7f45d1cf-59821cb697bls1640532a12.0.-pod-prod-01-eu; Sun, 14 Jul 2024 03:53:39 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVerffpg8zgRb+Vgam+Y5iHSP0MZZXPDB4NepFMHL7MkjRJN7qJnvZxsgYQbyBHcCnFRmY83ipd0o4TLDfKrMKds1zr7SDJbYHOSy32Gvr4AdtQ X-Received: by 2002:a17:906:6948:b0:a77:d0a0:ea6d with SMTP id a640c23a62f3a-a780b6b1c55mr983467566b.24.1720954418817; Sun, 14 Jul 2024 03:53:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954418; cv=none; d=google.com; s=arc-20160816; b=kOrrnlOHBAZZZRJ3G5eW1oVBMDewL70SPaO2bvli3cNwLEJZ64Mm15bMVfR9TYxWKB 9XsHwYXm54SzLee6gF9LjRaPesqNx2PQ7E7qpBRoj+RmASg9YlmhlK1YfqgtK67q076B FDhneK87+N6SCGHTQ9db/ykZLLWOJrH/ESGI5eXT1J99AXm0AnfUqBc7J9VDASirZM95 5nY1l9d5mh2BJqWHrRfWbLxWT8Zrzhu/GOVv02cEQWcF89ZXwKcUOht2P4YwwnHv7Jk0 BEyG5Gn5y+jEl0RWZEhs+bAl2GAzIpPOxngyIVKM+XmIv4Qxg+NfkjM9w+rt0L2i4cd/ +4Bw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QX5kacvy5aDw93Qbo6FzNpAxa7xLxA+iAJoBrMTOwto=; fh=Ucj7gvpraBeT8Mogiz6eAcjRcotYxeoN7I8GoAcrxHY=; b=KCUn3WnGv2xJR38dUauc2R1bdzWGU/qNgMsElg9gH02tVidNGTf0y1obLcFjWAxa2D CjCIuN637Dr+fh2kxzvc7Pc7stgIrqiDLE3ecFVJWDTHkYGZcGqjvSrQWITne9H40Tyl 84hS9ew8ldrBmc0HcSfnJh6+Gy7b1XiSS5f+5FFA8NHUGmcgxYJW8HIBC6y12mFEwsuc Nm+CbApWurWF2ip66StAhNK0A3Y8A6zOCgLbDSGo5iGZL781US8fCvD5HTSmYDwMSWil szhneGDJoJDMZ7M4YgS9gMpSvmjA0qIceZmbCCzevyJB4nLItsVZSgCIlOmQlSJlGxGN oxIw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EMeWD8Sb; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc8bb3b1sor46543766b.12.2024.07.14.03.53.38 for (Google Transport Security); Sun, 14 Jul 2024 03:53:38 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCV4tdon80+GTwnmB6qTfLxssvR8w0kLTzs5HIOJBpWwVXcN+Hmi4gN71mIOaI1J6K9fPXJ+OFHj/qIWOCHUC2WNjjuXr5oc+l6JHGpcq/6K2q1L X-Received: by 2002:a17:907:9809:b0:a77:c314:d621 with SMTP id a640c23a62f3a-a780b68a2f8mr1431291866b.13.1720954418354; Sun, 14 Jul 2024 03:53:38 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:37 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 05/25] clk: imx8mp: Make parent names arrays const pointers Date: Sun, 14 Jul 2024 12:53:08 +0200 Message-ID: <20240714105328.35825-5-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EMeWD8Sb; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The arrays containing the mux selectors need to be of const pointer to const char. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mp.c | 242 +++++++++++++++++------------------ 1 file changed, 121 insertions(+), 121 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 1f498b6ba4..6b18483c81 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -14,178 +14,178 @@ #include "clk.h" -static const char *pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; -static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char *arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char *sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; -static const char *sys_pll2_bypass_sels[] = {"sys_pll2", "sys_pll2_ref_sel", }; -static const char *sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; +static const char * const sys_pll2_bypass_sels[] = {"sys_pll2", "sys_pll2_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; -static const char *imx8mp_a53_sels[] = {"clock-osc-24m", "arm_pll_out", "sys_pll2_500m", - "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", - "audio_pll1_out", "sys_pll3_out", }; +static const char * const imx8mp_a53_sels[] = {"clock-osc-24m", "arm_pll_out", "sys_pll2_500m", + "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", + "audio_pll1_out", "sys_pll3_out", }; -static const char *imx8mp_hsio_axi_sels[] = {"clock-osc-24m", "sys_pll2_500m", "sys_pll1_800m", - "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", - "clk_ext4", "audio_pll2_out", }; +static const char * const imx8mp_hsio_axi_sels[] = {"clock-osc-24m", "sys_pll2_500m", "sys_pll1_800m", + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext4", "audio_pll2_out", }; -static const char *imx8mp_main_axi_sels[] = {"clock-osc-24m", "sys_pll2_333m", "sys_pll1_800m", - "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; +static const char * const imx8mp_main_axi_sels[] = {"clock-osc-24m", "sys_pll2_333m", "sys_pll1_800m", + "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", + "video_pll1_out", "sys_pll1_100m",}; -static const char *imx8mp_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", - "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; +static const char * const imx8mp_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", + "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", + "video_pll1_out", "sys_pll3_out", }; -static const char *imx8mp_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", - "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", - "sys_pll2_250m", "audio_pll1_out", }; +static const char * const imx8mp_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", + "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll1_out", }; -static const char *imx8mp_noc_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; +static const char * const imx8mp_noc_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", }; -static const char *imx8mp_noc_io_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; +static const char * const imx8mp_noc_io_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", }; -static const char *imx8mp_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", - "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; +static const char * const imx8mp_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", + "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", + "audio_pll1_out", "video_pll1_out", }; -static const char *imx8mp_dram_alt_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll1_100m", - "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll1_out", "sys_pll1_266m", }; +static const char * const imx8mp_dram_alt_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll1_100m", + "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", + "audio_pll1_out", "sys_pll1_266m", }; -static const char *imx8mp_dram_apb_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", - "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_250m", "audio_pll2_out", }; +static const char * const imx8mp_dram_apb_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; static const char * const imx8mp_pcie_aux_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; -static const char *imx8mp_i2c5_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", - "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mp_i2c5_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mp_i2c6_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", - "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mp_i2c6_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mp_enet_qos_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", - "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; +static const char * const imx8mp_enet_qos_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", + "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", + "video_pll1_out", "clk_ext4", }; -static const char *imx8mp_enet_qos_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", - "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; +static const char * const imx8mp_enet_qos_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", + "clk_ext1", "clk_ext2", "clk_ext3", + "clk_ext4", "video_pll1_out", }; -static const char *imx8mp_usdhc1_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", - "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", - "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mp_usdhc1_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; -static const char *imx8mp_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", - "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", - "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mp_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; -static const char *imx8mp_i2c1_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", - "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mp_i2c1_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mp_i2c2_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", - "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mp_i2c2_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mp_i2c3_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", - "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mp_i2c3_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mp_i2c4_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", - "audio_pll2_out", "sys_pll1_133m", }; +static const char * const imx8mp_i2c4_sels[] = {"clock-osc-24m", "sys_pll1_160m", "sys_pll2_50m", + "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "audio_pll2_out", "sys_pll1_133m", }; -static const char *imx8mp_uart1_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", - "sys_pll2_100m", "sys_pll3_out", "clk_ext2", - "clk_ext4", "audio_pll2_out", }; +static const char * const imx8mp_uart1_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", + "sys_pll2_100m", "sys_pll3_out", "clk_ext2", + "clk_ext4", "audio_pll2_out", }; -static const char *imx8mp_uart2_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", - "sys_pll2_100m", "sys_pll3_out", "clk_ext2", - "clk_ext3", "audio_pll2_out", }; - -static const char *imx8mp_uart3_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", - "sys_pll2_100m", "sys_pll3_out", "clk_ext2", - "clk_ext4", "audio_pll2_out", }; +static const char * const imx8mp_uart2_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", + "sys_pll2_100m", "sys_pll3_out", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; -static const char *imx8mp_uart4_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", - "sys_pll2_100m", "sys_pll3_out", "clk_ext2", - "clk_ext3", "audio_pll2_out", }; +static const char * const imx8mp_uart3_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", + "sys_pll2_100m", "sys_pll3_out", "clk_ext2", + "clk_ext4", "audio_pll2_out", }; -static const char *imx8mp_usb_core_ref_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", - "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", +static const char * const imx8mp_uart4_sels[] = {"clock-osc-24m", "sys_pll1_80m", "sys_pll2_200m", + "sys_pll2_100m", "sys_pll3_out", "clk_ext2", "clk_ext3", "audio_pll2_out", }; -static const char *imx8mp_usb_phy_ref_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", - "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", - "clk_ext3", "audio_pll2_out", }; +static const char * const imx8mp_usb_core_ref_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; + +static const char * const imx8mp_usb_phy_ref_sels[] = {"clock-osc-24m", "sys_pll1_100m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", + "clk_ext3", "audio_pll2_out", }; -static const char *imx8mp_gic_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", - "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_500m", "clk_ext4", "audio_pll2_out" }; +static const char * const imx8mp_gic_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll1_800m", + "sys_pll2_500m", "clk_ext4", "audio_pll2_out" }; -static const char *imx8mp_pwm1_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", - "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mp_pwm1_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext1", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mp_pwm2_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", - "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mp_pwm2_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext1", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mp_pwm3_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", - "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mp_pwm3_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext2", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mp_pwm4_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", - "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; +static const char * const imx8mp_pwm4_sels[] = {"clock-osc-24m", "sys_pll2_100m", "sys_pll1_160m", + "sys_pll1_40m", "sys_pll3_out", "clk_ext2", + "sys_pll1_80m", "video_pll1_out", }; -static const char *imx8mp_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", +static const char * const imx8mp_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mp_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", +static const char * const imx8mp_ecspi2_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mp_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", +static const char * const imx8mp_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; -static const char *imx8mp_wdog_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_160m", - "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", - "sys_pll1_80m", "sys_pll2_166m" }; +static const char * const imx8mp_wdog_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_160m", + "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", + "sys_pll1_80m", "sys_pll2_166m" }; -static const char *imx8mp_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", - "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", - "sys_pll3_out", "sys_pll1_100m", }; +static const char * const imx8mp_qspi_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll2_333m", + "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", + "sys_pll3_out", "sys_pll1_100m", }; -static const char *imx8mp_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", - "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", - "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mp_usdhc3_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll1_800m", + "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", + "audio_pll2_out", "sys_pll1_100m", }; -static const char *imx8mp_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", - "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; +static const char * const imx8mp_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", + "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", + "video_pll1_out", "clk_ext4", }; -static const char *imx8mp_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", - "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; +static const char * const imx8mp_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2_100m", "audio_pll1_out", + "clk_ext1", "clk_ext2", "clk_ext3", + "clk_ext4", "video_pll1_out", }; -static const char *imx8mp_enet_phy_ref_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", - "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; +static const char * const imx8mp_enet_phy_ref_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", + "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", }; -static const char *imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; +static const char * const imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; static int imx8mp_clk_probe(struct udevice *dev) { From patchwork Sun Jul 14 10:53:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3263 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 95BB740F59 for ; Sun, 14 Jul 2024 12:53:42 +0200 (CEST) Received: by mail-lj1-f197.google.com with SMTP id 38308e7fff4ca-2ee87069f27sf33619941fa.2 for ; Sun, 14 Jul 2024 03:53:42 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954422; cv=pass; d=google.com; s=arc-20160816; b=Cq0yp3TiXbHkA8FsTjjiAIWlQI9Nzhc3/a4TBk3snHVe5Ac+AgwpNdJDwiMqSYhou3 dPTqs6SvubMtBNUkWLJAUAHX7x9YWyhiqGJDA8DEaRnTCjOXMpkTe8TQnfxcaGF9ayKo l57wjNZ90Lr8wk4CrSn4m7Fm0HybB1yEeRIyUVLqj0Qv0R56mO8/vUYAs6s0BTfS/QEh GSXV1FI1ZPEhd94EIixOS9Q7Tc5wH+fcZXdKY+qVy/uCBabTasrigrqKG1n+McCQTe1k ivwIlp9hp5yqs4ecDX9yZPr47BQbvY0PjZiLx3/mMk8bdI6D5b2542renBXrx1WzHtnO ynsA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8qdnLrivdNrFXhMAk0C0fqqSnCxd9xDXvPRaNC72H18=; fh=r0FKYOhiGfCl7V0FUcsn3q819KxHVtQXCZynAlo0mAc=; b=AelTqkbDt+IXXHegVLn4olXDmEeViPaAbC0F+q3nypKzm1r1U2SG1R7nhdZ04l3Tsw ciyUlG2HcRuCOZu2vfaUdmOtxZAyfp1ceE7w89Bgqg8Dm5ENjKQQ9jy7fKmrYHQtbErs kSJxbbKdfgsLowofaOgUF+q5YA6d3tS07FtP29EUEQOc8QGN9a4fHXqGvAOz6hZhz4OO UtEMVmi91CaOtlodtFrg7JPPvhrPKBLSTuRqzALgF6HZkgT8iKpba4LJ6n0yyfJ2XUAE vse0q3+lUVszZiRT+n8oOx/EbZ8Wp0ngGzy0dYBuUYK+5B2B1fUJhVqFyHkC/SSk/TI5 52uA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rYovPMQA; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954422; x=1721559222; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=8qdnLrivdNrFXhMAk0C0fqqSnCxd9xDXvPRaNC72H18=; b=T5oTxCJGX1zrtiEkCSCx8TlXpqaif4pVxxRUS0nLV3N4u/5ShB5HQ15RviJmQQ3Vm3 J+uUjNUCAzbyFyEn2oMkXLrra8d5/UYYDq9ZOIwmWnX/X9GAQjzH7Dr1VD/pNjoD7aXn xh1/qRMsB2fQal3V3UMqixePb+M1fyscjKC+A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954422; x=1721559222; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8qdnLrivdNrFXhMAk0C0fqqSnCxd9xDXvPRaNC72H18=; b=UoHRG0NiS5PX9hLaeYdoS8j9Ici1TIPqdcZEOfiAH1zGKGfL8RkbBSiK6i4o6Nk0+2 QU4IK+nOjOBqQHHK98lSyRimIVYOVNUtjzXdjmtwycfRmlUZgPAn6P4qafEslGM7lad/ WhS1X9CIoYm/VNJ8wLC464MY4zdsCZKTyn+6qzfJ3NzvTXfsljVPOgDcSi2o0Amuhgqr r+n0vRHXaZ4theiyQt90USfHNqOyt1TxgulgId26ZsgQH+iNlylLjV+VMFuW15qAsGpr OOwubZBE1yqm/xvC8vRfZm1JNJIq4mfF8FtBTTQ/4QmkHeZ24SBq6Cs6NWxKwWxbTUaM pcAg== X-Forwarded-Encrypted: i=2; AJvYcCXj7JohK56h8ocKPNxX3mjmKuBo4DjvHjKKumd/9g9p2YqlYozjGbav5vDABnNdNIIqwkCzWn/5Kbxzz8LolEsq1GNZWX8l7s3r1qvD2MnrbMx1m3FayaCaQIngWQ== X-Gm-Message-State: AOJu0Yz3iUSp7NqEKbzTw/Fjs8dr6MWv4TCXcBg/Hg91+DJT0w6XWsy2 JVsZeQLJGCWfYjPbnboByqukiAAs9MMehSbxNM0ONrnAAwjD0ipA+cieukT+5svu5w== X-Google-Smtp-Source: AGHT+IGCbGpX5txvNnMz/5lbABUxGRkXcN+FTjd//jDD59PtTdXmnsV7I8n8slFoG4VJA55jDGy9yg== X-Received: by 2002:a2e:a582:0:b0:2ee:8b92:952f with SMTP id 38308e7fff4ca-2eeb304ea94mr145233721fa.0.1720954422004; Sun, 14 Jul 2024 03:53:42 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c84e:0:b0:595:7fb0:945a with SMTP id 4fb4d7f45d1cf-5982622a74els1526537a12.1.-pod-prod-02-eu; Sun, 14 Jul 2024 03:53:40 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUmKIbyrB3N1NS068fplnTQlJu8TCL2axZr+oZmthBglqotpdVv/utfZJa/v4Fbwa5iWPDcFyEZUhE+4Q5DoirxXo0JWHEMna0LRQBZbuQp7gv0 X-Received: by 2002:a17:906:68c8:b0:a6f:f7c:5c7a with SMTP id a640c23a62f3a-a780b89c9dcmr967905366b.67.1720954420080; Sun, 14 Jul 2024 03:53:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954420; cv=none; d=google.com; s=arc-20160816; b=eiHObpTq23sqk7MD0Qv9OfjI8mqTcsOcPCjcmWGB2aMOXeJ76eyNBOQxze+JrjNcvW 4quB4gRwpNW531pxkhMDdwxm5EOOF8JRfZctm0/eE9MvRNMcqvq7RikZggHKK0iM/yaH MBwSU26kM01adjhobBR9xPsI+Fmza8QlU60XyBOuB4XbLCxppocsC/hT/IYBFWwh4ubV vs+l79PwPUfFhj/W14hV8MvDDRZ4gPkpGtt905Ogfq7bAWL6+I+rIdCcJZSoGCTVxguB qlj7RMdBRHOiKDG+XnvP763BH/YRAucO8E835Y8oWr1zgcXTDUcQp2wV457igE1Jej9m 54bw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=VP9KqOTtJ/8Wr2y0b8PuGdr0YGsfHTaxYMfqijnhSv8=; fh=9HUD9ZGX4+AYMp5WoCiYDJWVTUtK1D7lQDFnbzDRRkg=; b=c6t6Nyv+jr3r0p2tjycLBKL8va41vak7QmfTor7cnWFVGvCaVd3tPoFKMezTitWJW5 WX158tDvuOXmw7YYUOssFddfll5kAqwLX9nhFQh+tNOZ8YDxcW8nBzZc9V4ixc9PQKAR O7pEtBDQk6PPNaJNVtoWeZd0Q/0EhShJAFMulodeSzURBGWKygVCPeEKr1djFNovEGaG R58/uSovd3GgnXHf0GW6mYS6+sp6t8A4I4aigaMMIxac/0clOxFXXscCsi8OXjqTr7oH 68qETZ4BvVL4LyR61PXRNej3Pgv2RiSNMud5mJyoblx1fs7GBDweUgniOW1I8laiCtMp a43Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rYovPMQA; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc863204sor41432866b.4.2024.07.14.03.53.40 for (Google Transport Security); Sun, 14 Jul 2024 03:53:40 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCX/GtmWtN1FZbY6/WQzDM20uX8bAtKG6fNuG3T9tREqGe4KUnK4ef1x0mhNx/CC5FETBpOwLZlApIcTWGQ+qScSPio9lF0/vvMQRFjKX40gIjfd X-Received: by 2002:a17:906:c083:b0:a6f:49b1:dec5 with SMTP id a640c23a62f3a-a780b705231mr1017432666b.46.1720954419617; Sun, 14 Jul 2024 03:53:39 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:39 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 06/25] clk: imx8mn: Prevent clock critical path from disabling during reparent and set_rate Date: Sun, 14 Jul 2024 12:53:09 +0200 Message-ID: <20240714105328.35825-6-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rYovPMQA; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This commit ensures that critical clock paths are not disabled during reparent and set_rate operations within the clock framework, paving the way for the inclusion of new features. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mn.c | 25 ++++++++++++++++++++----- 1 file changed, 20 insertions(+), 5 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 8911e342f1..e089012477 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -27,10 +27,18 @@ static const char * const imx8mn_a53_sels[] = {"clock-osc-24m", "arm_pll_out", " "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; +static const char * const imx8mn_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", + "video_pll_out", "audio_pll2_out", }; + static const char * const imx8mn_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; +static const char * const imx8mn_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", + "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", + "video_pll_out", "sys_pll1_100m",}; + static const char * const imx8mn_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; @@ -65,6 +73,9 @@ static const char * const imx8mn_usdhc2_sels[] = {"clock-osc-24m", "sys_pll1_400 "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; +static const char * const imx8mn_gic_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll1_800m", "clk_ext2", + "clk_ext4", "audio_pll2_out" }; #if CONFIG_IS_ENABLED(DM_SPI) static const char * const imx8mn_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", @@ -284,15 +295,18 @@ static int imx8mn_clk_probe(struct udevice *dev) clk_dm(IMX8MN_CLK_IPG_ROOT, imx_clk_divider2("ipg_root", "ahb", base + 0x9080, 0, 1)); + /* BUS */ + clk_dm(IMX8MN_CLK_MAIN_AXI, + imx8m_clk_composite_critical("main_axi", imx8mn_main_axi_sels, base + 0x8800)); clk_dm(IMX8MN_CLK_ENET_AXI, - imx8m_clk_composite("enet_axi", imx8mn_enet_axi_sels, - base + 0x8880)); + imx8m_clk_composite("enet_axi", imx8mn_enet_axi_sels, base + 0x8880)); clk_dm(IMX8MN_CLK_NAND_USDHC_BUS, - imx8m_clk_composite_critical("nand_usdhc_bus", - imx8mn_nand_usdhc_sels, + imx8m_clk_composite_critical("nand_usdhc_bus", imx8mn_nand_usdhc_sels, base + 0x8900)); clk_dm(IMX8MN_CLK_USB_BUS, imx8m_clk_composite("usb_bus", imx8mn_usb_bus_sels, base + 0x8b80)); + clk_dm(IMX8MN_CLK_NOC, + imx8m_clk_composite_critical("noc", imx8mn_noc_sels, base + 0x8d00)); /* IP */ clk_dm(IMX8MN_CLK_USDHC1, @@ -387,7 +401,8 @@ static int imx8mn_clk_probe(struct udevice *dev) clk_dm(IMX8MN_CLK_PWM4_ROOT, imx_clk_gate4("pwm4_root_clk", "pwm4", base + 0x42b0, 0)); #endif - + clk_dm(IMX8MN_CLK_GIC, + imx8m_clk_composite_critical("gic", imx8mn_gic_sels, base + 0xb200)); #if CONFIG_IS_ENABLED(DM_SPI) clk_dm(IMX8MN_CLK_ECSPI1, imx8m_clk_composite("ecspi1", imx8mn_ecspi1_sels, base + 0xb280)); From patchwork Sun Jul 14 10:53:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3264 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id BB41340F59 for ; Sun, 14 Jul 2024 12:53:43 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-58c38bcd765sf2832006a12.1 for ; Sun, 14 Jul 2024 03:53:43 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954423; cv=pass; d=google.com; s=arc-20160816; b=bd8hYoz3vG9DUwhMxfbwJmUXQR5uVQ1UmybFjoPkofY5wn4ywy9LIcpPHlku5ozjhW eTNaNjjO0svQv0kDnfVOk+DHYaeVa3HDa0MRe7FS3fLYw/AxMtn7LGtBEh0QnqzLivGi H/CAPjLTmFmlP8cKVkkFES5HCxNBcizBKDrXBxh8ZM+7Z5dKaty+qe70V9ouNHLbBaty h0fQKsQgfnblxUv5hXbCQUl8kJs24Y9JaruLTAKatnG+XTF3l45JsgGW7w3/dk/+9uOA VGPqE9ALwwpiZBa+NIZzcGsvvG377uEPHnOhdya08MaFXShq83mxSOmmDnOnT2I3WCLZ SHkw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=chNxDfO3ru0vE/ex6/6kVvGPM0MfBdG7mbFIksUbpjk=; fh=dHo47AeF3meSDKfkHACm7nbfzy45T66qX8/EdV3PJik=; b=UQLW1xRc8v3R9RVkRoWDl/9IsG3HWSLEptm4+It/jfaXbmu4XQxJgqNbvdcNtv6zBW qJ7zt+DNibTzP4DRf8fZ7Ek0eSBLciquBOqdzr8fAU0Bf1iZwuu3Z4xt7Rv3+X4+Krgw vZPPDXHRVpn1ir+wWac97zZALkCgUMofmEOHzP57cGMJpJtpRNQaFXbVHe5ZIUuuGboJ 1xbxrqU+IFEjliEoYe+dIe5uhJDqIhHmIW/EBaXy/dZMghyLsvZrOszdzs75uMUVkUCp RPhAmDw8z4MOnxUGah7FQ0dH6xUkV9EL7zsN+QME2vyb/UdWCCLZVNTrrBAhwiWYGgxG MMaw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="kAve/lJV"; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954423; x=1721559223; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=chNxDfO3ru0vE/ex6/6kVvGPM0MfBdG7mbFIksUbpjk=; b=W7E1P3Gv15B6v1SmAH1H10L3AVHr9YDfyn4SJLfhoMC2ntYJWSgTqDd/vXd4ScWaam a52LyUPebtkjJlxvHrOuRuYPZFaHH61+tMd8m1oIx6qG5q1oIc5sKTAGa51m11X6E4VY nEUD6e0dVVMzDAWiCt5br0k0FIStVh7H/Tx/k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954423; x=1721559223; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=chNxDfO3ru0vE/ex6/6kVvGPM0MfBdG7mbFIksUbpjk=; b=TmwI5bD8VXE7+YX+c4ACUykNDH+kYno/ndY61R1CMI4/pOVEjNqHpuKWlYhWJ1wuGy QHpofYAEo/m6eDa7UCCLNHmAFEDm6GcW8Aq0D2g53QaMK/rvWrBwIzJw+6VqFDsb2G8O CY7syJwDFhoqS2yPJTYjz0S/vrE9UF1BdB4nU9FkKHVByKSGACtzDFlXFJEedyfjcLbq mPCD6oIdGQUlgqvDOm2d1TU27o8XpFKT2t4b4fG3hPZluKCh8TUF9fFIWweQRhpZbCAG JjgGirjdoLZxCYVXqj0Udp98GdllTLL9hgY0bATad0NZw05EHRo51GS18ATUPHq+CXFu 07pQ== X-Forwarded-Encrypted: i=2; AJvYcCV2gfxjoxmSZZP74ZNPsMBYAv9GUAAmtuPv5ATpAzHHKBGf8OYQhUoqDeTbDvEAi+1XQbsHPS4YOFXY0ehCKzAhDmdhbMJoqcj5y/1j9WvBvb+U17nXpRiLskXm1g== X-Gm-Message-State: AOJu0Ywdk1JOOYKwyEFEbPTo/10ZNbGgys/I0Ghb0o/sMQwx8uoKBgUk 4K96KTigOmix8I5svBszxVEA7RR+uMTi7Hg/cILp/knmAXK2hhhnNMOmRmmOq3AUXg== X-Google-Smtp-Source: AGHT+IEpAzrGv5xY8ZRbwubRpkNio+VW8h05URwOrmk9tNu6TNFfbhdGwSLCUb8549jUKuBJT6Long== X-Received: by 2002:a05:6402:4301:b0:57a:4c22:bd with SMTP id 4fb4d7f45d1cf-594baa8bb40mr12335299a12.7.1720954423480; Sun, 14 Jul 2024 03:53:43 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c84e:0:b0:595:7fb0:945a with SMTP id 4fb4d7f45d1cf-5982622a74els1526538a12.1.-pod-prod-02-eu; Sun, 14 Jul 2024 03:53:41 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXCM7tPKKFHjoTGjJKeXdWNKL2Vxnu0dnnRIzj7rl/MlpdZdRwglzCP/yNBhD/ShzfzNpuaWPZTA5eOS/1n5tt4CQvzqExqwP71j1gdwCRUTphy X-Received: by 2002:a17:907:2da1:b0:a71:ddb8:9394 with SMTP id a640c23a62f3a-a780b6fe3e7mr1399333166b.40.1720954421189; Sun, 14 Jul 2024 03:53:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954421; cv=none; d=google.com; s=arc-20160816; b=o8bhGzmjCP/UGld/hJm/B6VgSCQh2XysgmTXqwQdfzGTf2DMUR9MmDXxYJ2cu25Lz2 XUpEEQRHdveWvAmO75zXfk5Xqk9tj076JFXJ6RS9Y7xoqh73GUkqcPQEsSOi7om8/fIf RIa6G8Uv5LALFdbXgc+Kxqhx2DeBJvXKl7mNnZmpz8vzjqtftxiU0NFehzCf+psmWzeA MAq4/j/PdEpzBcsnC+dnK0V0mgxOcr1p+T6I/s8pFJtNk3FJQkZ4U/+eV0ZFQ6g/pY2d 1AtSbGtfu0eCzb2sByme6jsMvNMzi6xBrmMf8k3j6BWU1s1lgWoV/DxOxqE6a6QjZLaa w0Sw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=LC/8L7NUGYg45ARL2mO02nABwby5f4t+d+oF9CPd4v8=; fh=+E/k6BqAI3bi53drxZlz+1CGNC/LpusN6iNCB77LX1k=; b=LcCv1l0ooj1TRWaS2S2jOvwDy+LFXtkGkY7Jsq0JPrZavsp6JvPfFzI6WjywZ/CqjS 0G1L6mtaM54MXX3UWHzC6J+rM1aXc9mQfeq9GKybkltVpqZN6m1C4R7FBrpEwuNiif7+ hA0fxE7pI/sDtXuvUQfzZPGxukIv+C7DwEgDnCMGyxeGVNQqPQGW/+XKNUXJrdwQ4tne pN/kWTWLuoSdxo+ZRW5AjDs5AwmQNSIbTb9gXzMoZXSyQ0Ye9g5cnU2za7iN6kTyjw/O olGoRnJrYrofDw+9b24HqBq+sRW5s2brvXDX8Zi1zCYnom2KURSGoQaEEsbpNTXMTkOv 9IZg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="kAve/lJV"; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc8861ebsor32774866b.9.2024.07.14.03.53.41 for (Google Transport Security); Sun, 14 Jul 2024 03:53:41 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCV0cl+86z4p2XNV5rtSzOD9ytUtNcRtK0c6fsqNPeYdiy/pDYXe+uZWYBT2w9iETVIGtcJazTaUGkhFnm6CTpelpE9vpsGtU1z3rr2a0A/D1HTe X-Received: by 2002:a17:906:48c:b0:a6f:ab9c:7780 with SMTP id a640c23a62f3a-a780b6b1af5mr976028066b.31.1720954420771; Sun, 14 Jul 2024 03:53:40 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:40 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 07/25] clk: imx8mm: Prevent clock critical path from disabling during reparent and set_rate Date: Sun, 14 Jul 2024 12:53:10 +0200 Message-ID: <20240714105328.35825-7-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="kAve/lJV"; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This commit ensures that critical clock paths are not disabled during reparent and set_rate operations within the clock framework, paving the way for the inclusion of new features. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mm.c | 58 ++++++++++++++++++++++++++++-------- 1 file changed, 45 insertions(+), 13 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index e538f047b3..685e7df0e5 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -25,11 +25,23 @@ static const char * const imx8mm_a53_sels[] = {"clock-osc-24m", "arm_pll_out", " "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; +#ifndef CONFIG_SPL_BUILD +static const char * const imx8mm_noc_sels[] = {"clock-osc-24m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", + "video_pll1_out", "audio_pll2_out", }; + +static const char * const imx8mm_noc_apb_sels[] = {"clock-osc-24m", "sys_pll1_400m", "sys_pll3_out", + "sys_pll2_333m", "sys_pll2_200m", "sys_pll1_800m", + "audio_pll1_out", "video_pll1_out", }; + static const char * const imx8mm_ahb_sels[] = {"clock-osc-24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; -#ifndef CONFIG_SPL_BUILD +static const char * const imx8mm_main_axi_sels[] = {"clock-osc-24m", "sys_pll2_333m", "sys_pll1_800m", + "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", + "video_pll1_out", "sys_pll1_100m",}; + static const char * const imx8mm_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; @@ -45,6 +57,10 @@ static const char * const imx8mm_enet_timer_sels[] = {"clock-osc-24m", "sys_pll2 static const char * const imx8mm_enet_phy_sels[] = {"clock-osc-24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; + +static const char * const imx8mm_dram_apb_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", + "sys_pll2_250m", "audio_pll2_out", }; #endif static const char * const imx8mm_nand_usdhc_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll1_800m", @@ -133,6 +149,10 @@ static const char * const imx8mm_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_10 "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext3", "audio_pll2_out", }; +static const char * const imx8mm_gic_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", + "sys_pll2_100m", "sys_pll1_800m", "clk_ext2", + "clk_ext4", "audio_pll2_out" }; + #if CONFIG_IS_ENABLED(DM_SPI) static const char * const imx8mm_ecspi1_sels[] = {"clock-osc-24m", "sys_pll2_200m", "sys_pll1_40m", "sys_pll1_160m", "sys_pll1_800m", "sys_pll3_out", @@ -281,18 +301,30 @@ static int imx8mm_clk_probe(struct udevice *dev) imx_clk_divider2("arm_a53_div", "arm_a53_cg", base + 0x8000, 0, 3)); - clk_dm(IMX8MM_CLK_AHB, - imx8m_clk_composite_critical("ahb", imx8mm_ahb_sels, - base + 0x9000)); clk_dm(IMX8MM_CLK_IPG_ROOT, imx_clk_divider2("ipg_root", "ahb", base + 0x9080, 0, 1)); - clk_dm(IMX8MM_CLK_NAND_USDHC_BUS, - imx8m_clk_composite_critical("nand_usdhc_bus", - imx8mm_nand_usdhc_sels, - base + 0x8900)); - clk_dm(IMX8MM_CLK_USB_BUS, - imx8m_clk_composite("usb_bus", imx8mm_usb_bus_sels, base + 0x8b80)); +#ifndef CONFIG_SPL_BUILD + /* BUS */ + clk_dm(IMX8MM_CLK_MAIN_AXI, imx8m_clk_composite_critical("main_axi", + imx8mm_main_axi_sels, base + 0x8800)); + clk_dm(IMX8MM_CLK_ENET_AXI, imx8m_clk_composite("enet_axi", + imx8mm_enet_axi_sels, base + 0x8880)); + clk_dm(IMX8MM_CLK_NOC, imx8m_clk_composite_critical("noc", + imx8mm_noc_sels, base + 0x8d00)); + clk_dm(IMX8MM_CLK_NOC_APB, imx8m_clk_composite_critical("noc_apb", + imx8mm_noc_apb_sels, base + 0x8d80)); + clk_dm(IMX8MM_CLK_AHB, imx8m_clk_composite_critical("ahb", + imx8mm_ahb_sels, base + 0x9000)); + clk_dm(IMX8MM_CLK_DRAM_APB, imx8m_clk_composite_critical("dram_apb", + imx8mm_dram_apb_sels, base + 0xa080)); +#endif + + clk_dm(IMX8MM_CLK_NAND_USDHC_BUS, imx8m_clk_composite_critical("nand_usdhc_bus", + imx8mm_nand_usdhc_sels, base + 0x8900)); + + clk_dm(IMX8MM_CLK_USB_BUS, imx8m_clk_composite("usb_bus", + imx8mm_usb_bus_sels, base + 0x8b80)); /* IP */ #if CONFIG_IS_ENABLED(PCIE_DW_IMX) @@ -356,9 +388,6 @@ static int imx8mm_clk_probe(struct udevice *dev) /* clks not needed in SPL stage */ #ifndef CONFIG_SPL_BUILD - clk_dm(IMX8MM_CLK_ENET_AXI, - imx8m_clk_composite("enet_axi", imx8mm_enet_axi_sels, - base + 0x8880)); clk_dm(IMX8MM_CLK_ENET_REF, imx8m_clk_composite("enet_ref", imx8mm_enet_ref_sels, base + 0xa980)); @@ -394,6 +423,9 @@ static int imx8mm_clk_probe(struct udevice *dev) imx_clk_gate4("pcie1_root_clk", "pcie1_ctrl", base + 0x4250, 0)); #endif + clk_dm(IMX8MM_CLK_GIC, imx8m_clk_composite_critical("gic", + imx8mm_gic_sels, base + 0xb200)); + #if CONFIG_IS_ENABLED(DM_SPI) clk_dm(IMX8MM_CLK_ECSPI1, imx8m_clk_composite("ecspi1", imx8mm_ecspi1_sels, base + 0xb280)); From patchwork Sun Jul 14 10:53:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3265 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 7F29C412C7 for ; Sun, 14 Jul 2024 12:53:44 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-58cdd86c091sf3082676a12.3 for ; Sun, 14 Jul 2024 03:53:44 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954424; cv=pass; d=google.com; s=arc-20160816; b=wHB/8yTi3AvOF28Rs/tS9O3Xc78xxX3AdbiA1pqR0VjX5S836D9jKtSQR5sfwFyXw1 +JMwyLKUi0lCf1N9u5/roWd+Zau0e5L3r2tCYwMSIs049F6TUJVcqkoV5SbrAWd6Kvil A8IuqzCqVRgOJF4MtYwSmkvIKGuiX02wL4pmb0Olx4FE8l8PYcOY2PvcQDEHk2Da7MSF 7jo2NzJfvE6U4f1dg8R9uXaa1GKKfADtpkwwptVzr4Ve14jL3joOUIxewuaKCDiP0JrX ljOdgv88kbq9kJSoLT52zUCymm4aww1UGY/cO46QtGTmx24d/E2HDTs0LgtiYzBysYsm 4+TA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=knY4D99gkaJx4Ut/tHtwX71I9JGiN7dVwVq0Jqes/jo=; fh=4Pu0UeFP5h1pqEwRkV6hP4rWqz/KSBWK6zDeZ+JJW0s=; b=uv0cnWkx0Qr1A4A6UlgIbT6Ql3l28tzEVrEfYNeNSAQDeyZoeqb7cjVBpiLMJUjSY7 Mprs1wzCn8+aztvjcfbwiAIrK6T6J0I4u3oDxVocsVM8lOJIAXutL8eeT4jiXYGMQgp3 WTeY9o3N1NggFt0+spl624B/kXc8iylpt2sVwAC2WLPVa/51WKAVe2IIOjvJjFgoGpp6 SWBr3B2Yxl9KcOZob2HKpmY1tDvNDAptlyMJgnR0J8qEjGYmLW1rUS1RQxrP/WamuI89 1mM6qhrXN7SKM7Vrp2ZVEP21IJpBUnz8leZH+4dCwSFjK1bfuQxjw/dGiz7TDerEaPHR GsvQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YxPyg2Nr; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954424; x=1721559224; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=knY4D99gkaJx4Ut/tHtwX71I9JGiN7dVwVq0Jqes/jo=; b=J/QDQ80Qz+wB7esl11c2XUNcKWUTGpI0TRVtCWBKg+6ZZy43Omcl4HzoQPFH7SBzn9 XU2bCZGyC/7/NOGK8BI5Q5x7pMt8kEOn/EMPECOjvzobNNbebdXoOYd6U69ZWllvVc9w Oub+L48DDFDCPsLvsWKWPf+UZJ+j4XpcbTXDc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954424; x=1721559224; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=knY4D99gkaJx4Ut/tHtwX71I9JGiN7dVwVq0Jqes/jo=; b=kMNoBn/qd7v7rSYu4b8WA4RUq5juIt6fwdghXRGNFvOjnfcsqQmbDVLnJBx/65nDwU 0GXhIZlZZRcL1/2iomam0YM5IomHYFbLU95q4/CSc6u/qs30CCs9bMbpAhxoRPYXpf+/ RJv8immeB+EUdbFphEFQk52Y4jMzY5siccZ7US+3CwBGEDVR4eG67HfobAlydYaArNs7 0btCEkDluY+J3KaL0QLXX3+rPJjuCzOssoJ+9R3rLrn/oZzluALrVOSCVeaZxQ4/Dtfc w70g9YuwhSQ49+vHF8y82mXPe7ArlgPuuA3IjZOO4QEbOz0FEvlPKVWdrIM3lLn6IpN0 Ydzg== X-Forwarded-Encrypted: i=2; AJvYcCXsQWI99BKbl94I2ekt0kMTXWFEdYGOsGwFPlo7wbyVVvb6tRuioSbfzcCIdIPnvhCbKPA1UsaYZWs6JspWam7JooRZ4qTS3rDKDzWr3lpj2MY9ApIIlljP0YEOGA== X-Gm-Message-State: AOJu0YxvBn5PEvRPVfsaRkTfrCAiK8a5MgvokLFr3krzPJsJESssl04P FTjmFEifYuFptvwrIWGFP4DR70Z51JhevF3MtjkBaAabbwNja9ixkAybGcaIG23arWiONs4gMg= = X-Google-Smtp-Source: AGHT+IE2vv9vQ8IItc9z0LoWmuDjkUO2xJ5ujWNGvsutFBTR0OVJhy2SSqigNG5HYai3C/Ki0e+Q/Q== X-Received: by 2002:a50:874a:0:b0:58e:11e:4e19 with SMTP id 4fb4d7f45d1cf-59c1f3379bcmr1066665a12.25.1720954424202; Sun, 14 Jul 2024 03:53:44 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:4310:b0:599:9c73:c392 with SMTP id 4fb4d7f45d1cf-5999c73c484ls1279574a12.2.-pod-prod-04-eu; Sun, 14 Jul 2024 03:53:42 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWdNbgRxbln8ZGWuy3mM2q59cB/GPqhpEsetBooBsVFbzXbPpwXrFlLJr/ylRS3PXKD6ySnx9YExKMpkDdSYvyj72uhjGNHjZQ85kexTCau+3PD X-Received: by 2002:a17:906:c151:b0:a77:d9d5:eb6d with SMTP id a640c23a62f3a-a780b881d7amr1472547666b.61.1720954422427; Sun, 14 Jul 2024 03:53:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954422; cv=none; d=google.com; s=arc-20160816; b=urD/Mg/ndglEVmNR+tw848Tv5FKHXBDLbEleeTju8yJmFYY5XcgYT9pcDOFcUbR463 Sco9WcRHZaYfFFIvlRAxTCcCmTDvvlZD40qyvIoQrMA9sqWtZZMYjXPd28NkSoCn9jpY XJo93qBNhPoMMeqdwxi6UOmk+af1DUuT3cbjRdnAIvQWhxFdtO2RcCZByGtfBT8vWA84 brIU8zBTlffDPUgswgKjgVovASyi62Cbjns11Wdd+HpV2yP0ZAZHoXKJihVm92cyZZhB s0IIcpzbBwk3mkpLpSvzDktoOSXic43AxECbabVcDtx2ib5kCD289flQ28aRU59YhJ9p J9Hw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=foWmJWDioSf02GceU1FIQIyZLcR6DFpqNRRaCaq36Ls=; fh=nutiXKQiMO2RvLj9hy0PcdC3l4zdNRnbP/y85ODrJsc=; b=bpfyPDcRotqCAbLS0EOq+uc5LrB/wbq9hJCJ+e4vFB69lzlIprN/vsMkGMspFDZNV3 8BmPZ2lAfYHH0w6zBt0UtqbUigT7lorLJDfcF0iHUERjwAgs4V66zF+bBgxc5jw5eCRF bKY3MHi0/cJK11lbS/7GnzO/XkkgK4fk8NnzpN6X92FTvqfRYDiYHAUCED36TTiwijAV Kh69FccqELhGT44paAyKKLKDKGeC6Y8LnrfOIXTS5Zh7+lj/koeHga4UzFhBq3p+T26K wBDxs0BjnEYanEduyRGWiZtpef2gG+n4/itOHyMvFgxkSQpqIhbzYo04xqYcGaGMAUA/ d2TA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YxPyg2Nr; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc398ad0sor39370866b.0.2024.07.14.03.53.42 for (Google Transport Security); Sun, 14 Jul 2024 03:53:42 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCXK0i/Af5avGJtYzfgYRgz0zzK+uhl/cDBTn8TM/drtta5EPC9KeJxTEvtl2TDCvDP5sQLsqDyUsCaq+PaQf9zJWLaTlfEZWcFNM2psIChn39Q4 X-Received: by 2002:a17:906:97c3:b0:a77:c2ac:947e with SMTP id a640c23a62f3a-a780b881d20mr1110099366b.55.1720954422016; Sun, 14 Jul 2024 03:53:42 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:41 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 08/25] clk: clk-uclass: Print clk name in clk_enable/clk_disable Date: Sun, 14 Jul 2024 12:53:11 +0200 Message-ID: <20240714105328.35825-8-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YxPyg2Nr; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Print clk name in clk_enable and clk_disable. Make sense to know what clock get disabled/enabled before a system crash or system hang. Signed-off-by: Michael Trimarchi --- drivers/clk/clk-uclass.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/clk/clk-uclass.c b/drivers/clk/clk-uclass.c index d768e5ad2e..76f1026164 100644 --- a/drivers/clk/clk-uclass.c +++ b/drivers/clk/clk-uclass.c @@ -630,7 +630,7 @@ int clk_enable(struct clk *clk) struct clk *clkp = NULL; int ret; - debug("%s(clk=%p)\n", __func__, clk); + debug("%s(clk=%p name=%s)\n", __func__, clk, clk->dev->name); if (!clk_valid(clk)) return 0; ops = clk_dev_ops(clk->dev); @@ -691,7 +691,7 @@ int clk_disable(struct clk *clk) struct clk *clkp = NULL; int ret; - debug("%s(clk=%p)\n", __func__, clk); + debug("%s(clk=%p name=%s)\n", __func__, clk, clk->dev->name); if (!clk_valid(clk)) return 0; ops = clk_dev_ops(clk->dev); From patchwork Sun Jul 14 10:53:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3266 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 6217640F59 for ; Sun, 14 Jul 2024 12:53:46 +0200 (CEST) Received: by mail-lj1-f197.google.com with SMTP id 38308e7fff4ca-2ee9f58c858sf33846971fa.3 for ; Sun, 14 Jul 2024 03:53:46 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954426; cv=pass; d=google.com; s=arc-20160816; b=oBslAFKGUjTWOLTPIOMVBR9fvXXjJZPD98v0gLAoN+E+RYm0hj3xqCSmH4BIECHaSO 7HzblieNTKiGzk6pHF3sHU/5G2CVeUV7qbfcAJlqDu3bAtYy9wMe/HPLyTM9NwBsiWQ6 VIDBqbkn8XxZujJjOWMgqHuRdI3gfN76hbM+WVWCpfFA+03WLAB0TUV6nEMYRfWAeLhE u+808ThjlCiNT1tsUz9YAo5Qwps5bxOUSK9amlJwda7yAjIUyqaa+If2vkA/sNt3pt2x Xmxaz1pSkAw7gfxMNPvOUXHGV35qgUOec+A1U7kPz4viBV2bgiT8cRt10xM1paZvTEz8 SYVQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=60k/FQlEKgyC1/tqIm6PqldQOacYgyn4UB4ymJpHg7A=; fh=L3PsDzFvl/z0yOmu0tJ6Kvoqqz2BEw5PLEttWud+RZI=; b=IfZ6WRUbbXsuwDPQ77w1Gl+p1Hp+41VvVssARwBCZW5XgILpj2y/NDN5PifOosZLhE upU/bt6wqGR1AxpO/9yQXWCYsiB+k03csUd440fAJUfJoVOBNgkiffskYM1pnTG5HiC6 g+aNCtHOHvTn6bPtpyuxP1OE5VDwaJlkFaH9cf4EJL4SfAj/OLP9nSaWRgG0b1K9oFVn NvF3f63OO7ihZzXFJrpdu+2M8vXkuLDJ6Dl+29rTfKIGTLJRtFeooZwP29ZeOvR8xDp2 eJCeSGqTGl6t1X5raLmPkFWr+Rye5JRYZp5O2pc4yusXu0oe5dMqLoV1u+qSPMK6Qi1Z yBKw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TbpRIymn; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954426; x=1721559226; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=60k/FQlEKgyC1/tqIm6PqldQOacYgyn4UB4ymJpHg7A=; b=ganeVQAwpyOTIL7Krk0uE8fKOjeGLwaR7FwxmEqmg/3hCUvkKOZAP+6EcIeSFPfQYF WN1YCtfGI2N1lbj8Q5u++KxL42ho8jTZcy8oHw+oX0lQUdh7kVdYT6BvQc9feOg7DZrx y1MHk4bqWtywP0kiN2vZ5IrYj2TXYBzXKjxzE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954426; x=1721559226; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=60k/FQlEKgyC1/tqIm6PqldQOacYgyn4UB4ymJpHg7A=; b=cCbwBw/jpfnN+IQN1BqcXg045b//bSNx4spP4jKDBwP7rDYaz1X2G3+TG3uZer0/46 mxYlp1Lk1aFeaiKhdMBlinK+dt/hgpgBf8NQ0p1cFlLjh+lza7UtEtpc0kybJrR/2Apx V5ENM3MXgvwkKRiBoo+DQOtMxlbmL5b9+RJwBp0esvM91M0ZxGXPkHRWNZGwOaoOcO0o tIkf7vbiL/eeIx+Z82hDry8oZkHxRHEhmPgOXeAyAvwt+X/0jQOi9zPWdNlzj26tEptR kW3Rqa0O5nU07qXyBcRe6V1hYOTp8TX95QXu+pjaPg1zoraxWVAiQEqkDPhLvYBT+zAz McOw== X-Forwarded-Encrypted: i=2; AJvYcCUBSQ651gVk3FAy6riD+pTOzzgQ3ctxcOEXVWPUj96Zr0FSyj/y8hIwUpTsj+iGkMQD4ww2pf1DVYS85BFnFGOCPf3KpLtXWmp7iDBioG2M7rtleDqw6Nl0EtqtNA== X-Gm-Message-State: AOJu0Yxeh866/y8LNXT9wfpndqWDq5l04j82PPjfnx7CKc6zGPZj0alG v5LvnbDLWUQqXgWnuaxyHeoAi26i7mJWBLqbYpk2vpkzKhvhrUkYoM8NmWTRQAKarqT+f35G0Q= = X-Google-Smtp-Source: AGHT+IH9jwRNNp/JTgX8wCas03/4xmju66mfAZlWfJDMmF69QOi5GUcYxim064Uku9dVlZ87tIOmFQ== X-Received: by 2002:a05:6512:2247:b0:52c:dec1:4578 with SMTP id 2adb3069b0e04-52eb99d3d82mr9936706e87.60.1720954425850; Sun, 14 Jul 2024 03:53:45 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:ac2:561b:0:b0:52c:e3d2:83c3 with SMTP id 2adb3069b0e04-52ec4093c35ls1738339e87.0.-pod-prod-07-eu; Sun, 14 Jul 2024 03:53:44 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVruDfYq9rfbmtzx2ykYph5hQ8GhRufqZ4kTLQEdYKKsawwm7g5rK4C9zt/kg+7HMueoLwCCoWUELFq9bWJtK8A2fimTADkeHVOC0FbdNMq77kX X-Received: by 2002:a05:6512:3b82:b0:52c:dc0b:42cf with SMTP id 2adb3069b0e04-52eb998fcdcmr10571220e87.9.1720954423823; Sun, 14 Jul 2024 03:53:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954423; cv=none; d=google.com; s=arc-20160816; b=dZZLPWH/9MU2cA3nVkh759y6YHYJCFGJRXmmOWvwggxS+y92jnmStshB4f96LYMHeP VuCsaDRe8HbXZB8rTpcckih/CrDzxUCI8V2CASN0B91OAfykaz+UFmfOgA4x37n3p9AK vmwl/g8AuxO8fEkQfyeKkw6gPbmIe6GY13PG8SLYhTrDS8U01cb9u4yCQlAmHRaQE+J6 oUrIuoWJPnSCmc2HTm9sb+BKlQzzaZo/A+soUgFp2+cdKQvswNJRNyYBhAh0XXI++8bB YDm1fHQgy+c8e9sH0ccWpaFZ0FfKzYBlMTtr6Fb7/vU+gzKVRoV8APhS/tm1no+RHspO NVZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=KAkcJmy0TY38eaMN2Z+V8FYCp2Mn3ohX0YwuxdG5GUE=; fh=9fWjDrfvSYrK1UQ4g7mm/lg9f4gqFF2m1f9zJYoVFAw=; b=iY679BnENU8Pek5ocz+yEmRUWgL2pj9tv7ak6EaC+q5dd7GvXYeUW+zeH9pZUpaaNQ wgB4ASlhKhZS6Fem60j8Etg7a6GQ8AesOAclxNNKR3JcDT32/8Q+kqoZkXNnNqIu8Cju Ef3dzEOtjUr7/67OW567rU+s+KlefjXgyvaxNOJtQqpEoP+cnR3wBDFniL3D8FtA9AK6 IQNJhh11Bp+aTKrBR23VjHScyU9WO0G0Ru9pme2Jf5/dXQSXskN6rn9MhY2ZTeVlyVeG cTYr+l2+O8hsCFnVrYiQ/71OtiEyU7SI7QRpk67NrwjrcJGnWE7HaIQlmmn3+hSOH/DL tZMw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TbpRIymn; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc5b7df6sor39721166b.10.2024.07.14.03.53.43 for (Google Transport Security); Sun, 14 Jul 2024 03:53:43 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCX8hofXrwvmiICcSgg1QKtpMLPaL3nEjZsaV9EBUwJRSH9niWp15jmKVBhTAKeJB7cRWjDyXovJQsDXvHiahBBWNc/5GpPx4bTiOJQuFeimYyRt X-Received: by 2002:a17:906:724b:b0:a72:8c15:c73e with SMTP id a640c23a62f3a-a780b88607fmr1028700266b.55.1720954423349; Sun, 14 Jul 2024 03:53:43 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:42 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 09/25] clk: clk-uclass: Implement CLK_OPS_PARENT_ENABLE Date: Sun, 14 Jul 2024 12:53:12 +0200 Message-ID: <20240714105328.35825-9-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TbpRIymn; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , There are scenario that we need to enable the new parent clock before reparent, or we need to do the same with clk_set_rate. The patch cover those scenario Signed-off-by: Michael Trimarchi --- drivers/clk/clk-uclass.c | 47 +++++++++++++++++++++++++++++++++++++++- 1 file changed, 46 insertions(+), 1 deletion(-) diff --git a/drivers/clk/clk-uclass.c b/drivers/clk/clk-uclass.c index 76f1026164..8faf5a56e1 100644 --- a/drivers/clk/clk-uclass.c +++ b/drivers/clk/clk-uclass.c @@ -583,7 +583,9 @@ static void clk_clean_rate_cache(struct clk *clk) ulong clk_set_rate(struct clk *clk, ulong rate) { const struct clk_ops *ops; + struct clk *pclk; struct clk *clkp; + ulong ret; debug("%s(clk=%p, rate=%lu)\n", __func__, clk, rate); if (!clk_valid(clk)) @@ -598,11 +600,37 @@ ulong clk_set_rate(struct clk *clk, ulong rate) /* Clean up cached rates for us and all child clocks */ clk_clean_rate_cache(clkp); - return ops->set_rate(clk, rate); + if (clk->flags & CLK_SET_RATE_UNGATE) { + ret = clk_enable(clk); + if (ret) + return ret; + } + + pclk = clk_get_parent(clk); + if (pclk) { + if (clk->flags & CLK_OPS_PARENT_ENABLE) { + ret = clk_enable(pclk); + if (ret) + goto out; + } + } + + ret = ops->set_rate(clk, rate); + + if (pclk && clk->flags & CLK_OPS_PARENT_ENABLE) + clk_disable(pclk); + +out: + if (clk->flags & CLK_SET_RATE_UNGATE) + clk_disable(clk); + + return ret; } int clk_set_parent(struct clk *clk, struct clk *parent) { + struct clk *old_parent; + const struct clk_ops *ops; int ret; @@ -614,6 +642,15 @@ int clk_set_parent(struct clk *clk, struct clk *parent) if (!ops->set_parent) return -ENOSYS; + if (clk->enable_count) + clk_enable(parent); + + old_parent = clk_get_parent(clk); + if (clk->flags & CLK_OPS_PARENT_ENABLE) { + clk_enable(old_parent); + clk_enable(parent); + } + ret = ops->set_parent(clk, parent); if (ret) return ret; @@ -621,6 +658,14 @@ int clk_set_parent(struct clk *clk, struct clk *parent) if (CONFIG_IS_ENABLED(CLK_CCF)) ret = device_reparent(clk->dev, parent->dev); + if (clk->flags & CLK_OPS_PARENT_ENABLE) { + clk_disable(parent); + clk_disable(old_parent); + } + + if (clk->enable_count) + clk_disable(old_parent); + return ret; } From patchwork Sun Jul 14 10:53:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3267 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lf1-f72.google.com (mail-lf1-f72.google.com [209.85.167.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 26ADB412C7 for ; Sun, 14 Jul 2024 12:53:47 +0200 (CEST) Received: by mail-lf1-f72.google.com with SMTP id 2adb3069b0e04-52ea237ef5asf3451472e87.2 for ; Sun, 14 Jul 2024 03:53:47 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954426; cv=pass; d=google.com; s=arc-20160816; b=zuoIkY3E3e5ggS88IQJx29hfl2HFS37btO73AakOckW0GrkTlYUipgESoqtcbrUpFC FPrgnPwPiqWIIni0+EAzU4VqMdDaq5qg2Sb23Pn4CPcbYbpqRR2srIBolyqUw5g67Q5J PXEbJL28gn9U1s93FKpRCm/PwofA3RscEgyyCNVATkpqfqb0LRu9CVp+5s33IqiQm+Ch hVJXt3D/A87kA2somnZrNxAsXvdn0uC5jfHbHTBEA3T+Xfa/6fHqTK/uzSe58hzgmUI8 w3iI1WCmp5rJjS4poLCOQum04Zl/ETEk1jMJYXC5JibOYxzUiEKAUbcAJVe8e744TUK0 2Yqw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vIF3W6+H/29MWIAWRO5JlXMXvf2fIuRp7j4wrl5OUOY=; fh=4zxVsqN/Dk520zqaaHN7ng4j18i/T4AUcm+hWZNjkZQ=; b=Uf9Bpd8jS3EnQJunpwRP2nl5nuyfEVVtMme7+/JWtlIsxPCzA+MUdEapXUClHEv6nH 13B9smekWCPviVJxJnripVoTQa9YPT/Iq7AqAeeVy7UTQWmQNsGXH251GWaWYmRxqa84 xqnKeKuu/hiuNi2ax2NCCTMKZJe8mQ5vuFibpwecFkeanN52y4NDXYJXF1qqtfJQ2HKE mCjvFBW7XaSyNsE/SR4y4cCgoou+g7j7Ybk5x9nxShEesBTNPHL1zQq2CBPhZ9SVGO2C 9NBskGh+Ix+mMejWFtGV8vkAYMiMK6ogEJAdCpAvE5osHV5yi2mT0AZ2tXE6RiEyljiy aRPQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ekLbz+70; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954426; x=1721559226; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vIF3W6+H/29MWIAWRO5JlXMXvf2fIuRp7j4wrl5OUOY=; b=rWLSp/neb2TfzWT/dPryD8pK43qCGM7wQ36F/fLe9ztW8R28F9nBfBh25BOYU+7qxv mr9Eu4aQ0X6mWv/O6jq/D0EUPfONrL1PuqM+QbezBOZZz9VKLmZXnO9PvhRxk/aBo8Bi Po6u5NlAKepwbnfmCxZgkfrWvCU5EGPBnitVk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954426; x=1721559226; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vIF3W6+H/29MWIAWRO5JlXMXvf2fIuRp7j4wrl5OUOY=; b=bVEblyBcVBkRt7JjuCTCkJn/IYa4cJm7PtZNIVV7B2CdvJgeEOqm1KCfETkbG7/j8+ wdU2m68nEhdEYDWSCrS7t0DUEDZZffzujrTZFlQqj13cbFVqTGv9fpb77EuGwDmHCGN0 a/dOqpG0ak0OuDapl85eXKT66nhwOS0nApAQ4AH/JcXGFv6HiXlH2mBDRAWHw17rVL3D vgEiaxn0La3yMvkCCaW1VF56F/P5A3/WLq/M503esrNqBiJBGDaErTvnmWaiQKhNhRju NDiRG8krXR+J8zLpmdkz7+uXYKjI3/1aLq+c4nSq/FZ722Bt28ZYJUK6R/idAPoD7xrU 5APQ== X-Forwarded-Encrypted: i=2; AJvYcCUQgRLp16prOkrNm+XbHJGCMuyALr6Eq2cS/vEVqaG7zgUKWKPGNqCqOwRQChvdiTIfcri5cZjQvKBLJ9W9iex0r+oAl+RGyfrWVYG6VsE6NNi5aZ/0vS8BMLT60A== X-Gm-Message-State: AOJu0Ywv5twOy1c9FKnYK13XB0xkGxBHVoiYKRmXgHY/7CP5uNEpUIpY T28+1UN8Cjl11rXSl4jWaHsrmQQ6BeO8fGcuoyDv2RYdvdFV0tHja/GUZgSzs5f0i51j9E+Hvw= = X-Google-Smtp-Source: AGHT+IEVrYzYZJRx2pqm57xSOrvZiG6yM0jP/q24szj+/tEEChQuzYkZXIWT4PhZERuqVc/f5Bp/+w== X-Received: by 2002:ac2:4288:0:b0:52c:e121:c927 with SMTP id 2adb3069b0e04-52eb99d6d24mr8540683e87.62.1720954426595; Sun, 14 Jul 2024 03:53:46 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:adf:fbd2:0:b0:362:606d:1022 with SMTP id ffacd0b85a97d-367f112580cls1045692f8f.1.-pod-prod-04-eu; Sun, 14 Jul 2024 03:53:45 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUjwNmLWPRFcHu5lXjtm1yb1FjQH16PpvHZWbkc0CbVdzb7FeeDkKQ0LBt1whyYCg46fr1Co4AnIFpZbjtuTCej3hQHvs/FgZhGZzZG9EHrOKCo X-Received: by 2002:a17:906:b42:b0:a77:d201:b894 with SMTP id a640c23a62f3a-a780b8805d1mr968996566b.62.1720954424824; Sun, 14 Jul 2024 03:53:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954424; cv=none; d=google.com; s=arc-20160816; b=r0liW+9kHwMOiJhiywNcw7s6yqyINvk2jM3RlNG/jF4xeDckU1s+kMYdp9Gnz8Bpyt Es1T7nq8NC3HnKk7cnU3WklmtHuTOQFuE/A+fuSzphvWZ4u2d0AJudIre4aK7BYG7Ig9 ufWyPPk9aMufGK6Wl4L6RztV1DId2EmpuJ0Bcb/ucRsKNBlYtr5lz9GKBASk1aVqcy96 jZpbWqG+1E89AgQ9zNeA9KRTucGCkzY83TsCsmTYEVBRTuZrOva9cSpNzSoPJu0F8nw9 1bDOQ6rofofgLJbocaGIZtgp/ZzD+7z5yeBcEOg/lGqrODUW6fuTB/85Pim56rJD5/ii idCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=XSpr8l2v3lDkCrPLrAQAobF17k5cHwQOoCp6wCJuW4E=; fh=9GKLqlfP1L3OSfMpf+8zs6WRORTFK3ie7ycFTR9WrLw=; b=ioZDbrPnQbG1LLtq9M47wcgL0TjcntOaYRo/+Hvdy9dH/SBAanvBD50F1hTttYG9MS MT3Pw1VbjmT0KtxUYHWlUNYOiQiIHudOo+/CLnfUy6x0hSduPi9XH6MWxXym4+j+yuuc Xj8Y8NoSybkr9LGR2E80BX7ykXYLV4p5vNsTp76zmfyxcUtpfsgbEhnvUfcinIlWOcNc fCwTSiaEVm1u/zAWHgY0WOZ4yFIe3/Ba5b4jJIFh9TgjRDGZ2BkPTTYt/yoa1oxMgXHB l/ehLLXOV7wezkOgzml68E5YNy6ucqpuAGzVmOt7lH6gVAjVo1YoQnnmn8fonkcZuJFS Y56w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ekLbz+70; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc5a2451sor41996166b.5.2024.07.14.03.53.44 for (Google Transport Security); Sun, 14 Jul 2024 03:53:44 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCVZJk9o108JZis5OGHZEm+puYCeLviHy7C+lLZnUxfmhfI9SsdLLRwiBcbCSWh2z/K2dMl0o+WLKseSIz6jaKXRBraiz/z8sktpZQbS+ekAA11H X-Received: by 2002:a17:906:40e:b0:a77:c824:b4c5 with SMTP id a640c23a62f3a-a780b6b18ccmr1103256666b.18.1720954424482; Sun, 14 Jul 2024 03:53:44 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:44 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 10/25] clk: imx8mm: Mark IMX8MM_SYS_PLL2 and IMX8MM_SYS_PLL3 as enabled Date: Sun, 14 Jul 2024 12:53:13 +0200 Message-ID: <20240714105328.35825-10-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ekLbz+70; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Both clock are enabled by the bootloader and we need to increase their reference count to avoid disable during reparent operation. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mm.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 685e7df0e5..275f119686 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -170,6 +170,8 @@ static const char * const imx8mm_ecspi3_sels[] = {"clock-osc-24m", "sys_pll2_200 static int imx8mm_clk_probe(struct udevice *dev) { void __iomem *base; + struct clk *clk; + int ret; base = (void *)ANATOP_BASE_ADDR; @@ -448,6 +450,13 @@ static int imx8mm_clk_probe(struct udevice *dev) clk_dm(IMX8MM_CLK_QSPI_ROOT, imx_clk_gate4("qspi_root_clk", "qspi", base + 0x42f0, 0)); #endif + ret = clk_get_by_id(IMX8MM_SYS_PLL2, &clk); + if (!ret) + clk_enable(clk); + + ret = clk_get_by_id(IMX8MM_SYS_PLL3, &clk); + if (!ret) + clk_enable(clk); return 0; } From patchwork Sun Jul 14 10:53:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3268 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 6DBDC40F59 for ; Sun, 14 Jul 2024 12:53:49 +0200 (CEST) Received: by mail-lj1-f198.google.com with SMTP id 38308e7fff4ca-2ee8ceb0852sf31695461fa.0 for ; Sun, 14 Jul 2024 03:53:49 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954429; cv=pass; d=google.com; s=arc-20160816; b=jy6p+EalH8GybPrCVPyrDXiGb/2wWzLAyD4zAFOKbyU21xlf3m4mfMtYL0bsEIve1f fw6XCpQ0mOVd4BobqrKqTAUGhqZilHsQJ9TNdVuvRDd6WNlXAYcjiSLodnygz7d4uj6e DAfr2cdIHFAGU3qQr+usaLVBhX33k5ayWkidDlEdqMxsH6gjy38TGL6Kh2DZObvfTG4T t3PEEXoOj7Cpz2g/G1E50gfgTVFZgQv47T2eV7U7L+pq5NmVMjXImluV4W0KvRtAElar yMgw/K2AAJf1eC6rkQKn/7rkr5oraf7HGHKjWyg5ER/xInsuxOekXKJhiMOTxDPWnEXN dckw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Pay4LHamcuM842Ez+J6dPA4j6b9Zd+ZqUHzsa8PQO8Y=; fh=z3NhXrvg5FsyUtSfrMvG6oRLdC3Rf9X+hKRy+UMOSVg=; b=DI4joBAfh86k4TjhJbuwp7HmiNHaPUX/63Kw2KUZV9b03BhBr+8TqCbixUSgz6UtpR mQMKc77dby0nOeNEPobcQJB5hc3InxpSmmJvX/WuqMQ4Kq5/ageByZxka2ky/drAnndj 8BQUJbVkZrbC8jBg9TLEFGcVKnCO+p/f0GVE2KXJ+AF+kR698+yd6t5kKiz8D7Jzg0TW cBb1H/MjJ3SUTMpD8Db+sBTLccvY83HS6o1ClRz1T8Vm2iniX7yo3NmrtMv+PCC/SRYn E49cKAYKuDN8eB9rvA7UElZHB/ICg1H+DWHNBH6dgfjtbgSKahpehlRM468eoznD0gzp MDlQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qOHnmikO; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954429; x=1721559229; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Pay4LHamcuM842Ez+J6dPA4j6b9Zd+ZqUHzsa8PQO8Y=; b=QcnI0FmhHWCx+oVl4XtBM1urEBX/UKt12X4Op3f/1X9nhnd/hTne4vIkVL0+7Bgq8u wzXPYdLhxyM7cWX811YoPzQ7ref7UtqugMCSYhox9OjrLzmPtbRlfVuFP9bfZdQVotrt XDkd3vhXUCBhqIlUQOP2YgVsNa8uBgI2EpnZQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954429; x=1721559229; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Pay4LHamcuM842Ez+J6dPA4j6b9Zd+ZqUHzsa8PQO8Y=; b=hn7YBChinQaR1StE6EsIqQIXXu2ndT2Sc97lFTIS4bTmywreiYTAf/g0755A+FRRle htB3KXJZ+ueWyHVXpN9/dfjgWk/EL29Bdg9QyQO3XZtxiF/qwTE7yndvObnb/Y3+PMwJ fPGVM/K1IbhjDt5fq0C4NFugM6j2fKnzVpYBYgPiaSGVUbB+ulEqtdYNaijBJnfernDY IKFFQYBu0dK41rdqvojNW9qD3jPlx+qZOluPN1F9ZoS7BNrcAMUtbxA8lV8Is1YjtSmY IZcGw9eA+eZefrm2ydylCiAYOUWXvF9Wb+aV9dVbVaHZxKzurilUhQ8qFNXRmbQiMuWC cstA== X-Forwarded-Encrypted: i=2; AJvYcCWHr5kzg1J6zgPWjwaiE1pGBgBGLd/hone17Z9UR9amt7NcjeyqaabROtRHzft+1OYXOQzuCOFBH1JNf86iMexq+1XSSR0PtDQsHC2erGvlwVhwtlbRjZqptxEHkw== X-Gm-Message-State: AOJu0Yza6XCqH7MWYryekCrPb+kp1u4D72GTlj/tFNqXagz+NNEmiKQQ kfVz/TU4VblmUov9SS5MOqBvP2tcuLqXvPkmNKT6fmGgG/wRDmcgmXKlo+A9U1IMvg== X-Google-Smtp-Source: AGHT+IH+ARi0fFhKeowCSLUmuwcH4qRClKFV5Z+1S5uuZrT58sRI7LE7Ok9/IL1VGxA3DYBkaAwJ3w== X-Received: by 2002:a05:6512:ad2:b0:52e:bdfc:1d05 with SMTP id 2adb3069b0e04-52ebdfc1ffcmr10297480e87.44.1720954428950; Sun, 14 Jul 2024 03:53:48 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:5249:b0:599:9c73:c397 with SMTP id 4fb4d7f45d1cf-5999c73c4fdls1077886a12.2.-pod-prod-09-eu; Sun, 14 Jul 2024 03:53:47 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCV9ccW3f6oUch/dtkGWLIG2eTxP+iW1Z/YZm+xL5vHDMJ++Os863DjIoAU5YC7bPztDlE8skgx8UU7X+R8rEvYuULGlW4/oAM2zTPlCkzNmrt3y X-Received: by 2002:a17:907:d90:b0:a77:d773:54e0 with SMTP id a640c23a62f3a-a780b89ea4emr1399756766b.68.1720954426247; Sun, 14 Jul 2024 03:53:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954426; cv=none; d=google.com; s=arc-20160816; b=eV6kaGjIO/6YkmLr6+6ZXsQwjYWRLfOmZzNckAeUvzvlV7tjO8qdAQKH3NCfE21qB9 ymY37Ng+RPi3hr9QINy5pZbLKKV1RjJdEiR946AxJHSYxMieE+xo/wiKysMRLCTp3A+H EX76iqoNYkiwNZhqhAXzOVkAbydC6ww4z3Cv5E73WgECELiRIcsFJ66cbFeedXP2e7VY 2dWeNiQcLbbjGufd1qBIB5akh6b2rCklOVbmBVsZziBDxOMWPlqjChkPNrodykNeMkSk l01aOod8YiMJ7Y3CNb4AUTekEdghxSxWQMOcwtzGr3QI+HnrI3sDHAO47aOKDATlyHmo JmRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=bL+iY8GJscfGuPbpaMLJJRV7zDCCqvZpDtY8BSVmQU4=; fh=wX59N+y5hu6QK3PmiqtUgGIZ3+6bQskoMgpOnKaJtaM=; b=a2FScUKyUbjDbYenZy16GryGrV0axu9xeKLwuf51vPPCHIj70xcB3HXNM/DbrFKsiD SUNJLGPlb7jMFA134DRpjbd30d4TtNae3u31c078xXKO9btTqiwpVdWjyyBGU3gBJtab D9A3Mynwait5Dort9MQ3PPmtHj0APPUkcOqwcMGfrcXVqvrxMHe4s0Ye6CVzHMTwfH8p qZn9kr/WsqsmVMVHA38zsT0Hsy/AtK8acQUm1bp52nEThUd7hTq1SK7l3xExTwKyXzrs 5dOA7lWGEH2V3DOFJxZlZN6/QqH2Qt00CjxpZaGEulpjm3lwqMBckZaBT2i+BbJ+dQa1 /HrQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qOHnmikO; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc86acf6sor56900966b.16.2024.07.14.03.53.46 for (Google Transport Security); Sun, 14 Jul 2024 03:53:46 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCUa7iLgfWsMTfBAoOijGEC7GNvnsnc9ytcbzNL6iD/jLlT3mWG2FDpcgoxOXkqTD7gAAv3szyf2ic9+Vtv4ugevxpmKIzToQ6N+mqCnZObQvxmn X-Received: by 2002:a17:906:3396:b0:a77:e2b2:8ef with SMTP id a640c23a62f3a-a780b89f41dmr906133466b.70.1720954425732; Sun, 14 Jul 2024 03:53:45 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:45 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 11/25] clk: imx8mn: Mark IMX8MN_SYS_PLL2 and IMX8MN_SYS_PLL3 as enabled Date: Sun, 14 Jul 2024 12:53:14 +0200 Message-ID: <20240714105328.35825-11-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=qOHnmikO; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Both clock are enabled by the bootloader and we need to increase their reference count to avoid disable during reparent operation. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mn.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index e089012477..31d2faa97a 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -151,6 +151,7 @@ static const char * const imx8mn_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_10 static int imx8mn_clk_probe(struct udevice *dev) { struct clk osc_24m_clk; + struct clk *clk; void __iomem *base; int ret; @@ -417,6 +418,13 @@ static int imx8mn_clk_probe(struct udevice *dev) clk_dm(IMX8MN_CLK_ECSPI3_ROOT, imx_clk_gate4("ecspi3_root_clk", "ecspi3", base + 0x4090, 0)); #endif + ret = clk_get_by_id(IMX8MN_SYS_PLL2, &clk); + if (!ret) + clk_enable(clk); + + ret = clk_get_by_id(IMX8MN_SYS_PLL3, &clk); + if (!ret) + clk_enable(clk); return 0; } From patchwork Sun Jul 14 10:53:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3269 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lf1-f71.google.com (mail-lf1-f71.google.com [209.85.167.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9E6EF412C7 for ; Sun, 14 Jul 2024 12:53:49 +0200 (CEST) Received: by mail-lf1-f71.google.com with SMTP id 2adb3069b0e04-52e97e5e3a8sf3437904e87.3 for ; Sun, 14 Jul 2024 03:53:49 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954429; cv=pass; d=google.com; s=arc-20160816; b=rneY+r+Q0Fd0PI5ca68yHSnuzCG1Iuh6/hAIDOQ6puhPehGQTIAXJoUK1Gv/LVAcL7 /AfpF5TqTV0IvHerY+rjiK0ch1NU5BsDRR0O6Pcaqxjswbhp9cZNy6cQt7XEmwOgVw5G on9E3TUF+dm98nkDZMher3MpPvfczh2CY5avQn+lEBR3/UvDUN22rxv/SJ897apfApbq EUqiIOGiEWl8xiiGTqHtZ8Wmr2l+tZq8+UtM3szji6GGc6O/7S36rWIO60hjvOjMBp2a 0O5dFAClIPUvk8b/SWUcBPHCqDlXdrmfu7MQgRfv04ehRzFQj4kjuHbzynCjBg/98vj5 HUUQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=mNVLAZIjA25iiyrZJDvR87DiT9sYQPHDITbfFQfdUnI=; fh=zLPiBr+EjZU6HWU63BM7fz66EhXCHUd/glW5BaJ7HhM=; b=QtqyF7feaLvcKIi+y61fsKhkil2g8esY+fiNYxpFyFlJyUzVtxsHHOun8P6e/uBclw DI73VE+TBWNZAcq8PgtIEyo0U/tW0n4txDDJB6/THBm1cNw0Sysk2XReWWZhaKYgAEA2 B7+KkBkm+bvdsZ/9SSNqMejDm77emwiICrLVcogLgGDnL+tfWo9Z2INNwtsniOANMwe9 CcL0ta935xhc2LlkyJSMZTyuFfr+B1Ab5fc82vv3IGDG+8bfaOVNEey3zJKhake2bx72 3Io8dQUQ+8WfX9ldJCsoc9DORvoZ/1ULst0Ltmzr2tDnXh1KpOKzZny8V62H5ZiqEqlJ vFsA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZtVwtpSK; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954429; x=1721559229; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=mNVLAZIjA25iiyrZJDvR87DiT9sYQPHDITbfFQfdUnI=; b=P+eDnrMYMUZ9PZN+YDY3xqooQ6eW07A2+NfCOvl4SXG757a3qsy4myUXpzYTtJG7Xa MOV3cCIDE4QvI3a9ylPCId7oJ/DfWt700h78dYnPolWFgm+VDDB/Q2nPuZCO3e2O7pMi jZ2Fq8txAvIJT8COSudiriRqhNpBJ46hC9XXQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954429; x=1721559229; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=mNVLAZIjA25iiyrZJDvR87DiT9sYQPHDITbfFQfdUnI=; b=nbJFQ2Oncurw4Bt06N9P9aJgurnMzPuffQxYFhR+o+D25h35K7lEEH36ZgsVCiD501 vTGzObyho2qgpgBmFUAW0lbHr5BYs/VCCYnCoKPcAJknAmzZm4fnzPvwrM7aq2gLJ80g 2YI+9bDtZ4AZ9DjkzK98cx6SbqzkMLbk0Lp5jq3cXFf7xqOLPVXK4U22jAWncGt4ha4j Fct8/lHoWfKFfUV1cROl3d3O2NMkqYaGGKOMQZUBbdCa8P9HzkIOG3co+EFoYBqO/17+ 7KgYcX472dn+qlXcw8XrG+VzzEyHt9v7436PQK7u93X7qY6T65YEUcP8ouFt0QIS7MBW Xn+g== X-Forwarded-Encrypted: i=2; AJvYcCW0P+wXxtdg5diQZ6oHx2Uw+ghkxiZ6rHfpRHwBs36w6bPUzsDIaWPAnQBOMucYIQzO+zhYn0x+TygC+MG8u9QLLJ51LPetCqcIPvZUd12JJzXdlPFEoLy+mfl+ow== X-Gm-Message-State: AOJu0YzK0XEh+hKbssnWrdJnwXtY0zQdXHW9q+ckcDs0y8h/nR4iFDfx MQ1zIwrVHWM09+1SsgGDOlWdGKXCrModAJ+1r631mzlTn6TkLI1D9vJDBn9/BRfm8w== X-Google-Smtp-Source: AGHT+IHEOOxgW4D3pdU3vGOg4fjF4iUA9QINZAX/WoNx6/TE0UQe3aFP/TgsRP3G4w7z54KuPAWSgA== X-Received: by 2002:a05:6512:3b91:b0:52c:d76a:867f with SMTP id 2adb3069b0e04-52eb97641b9mr14150481e87.0.1720954429093; Sun, 14 Jul 2024 03:53:49 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:600c:3b02:b0:427:ad0:2dd8 with SMTP id 5b1f17b1804b1-42798473fdfls16896195e9.0.-pod-prod-04-eu; Sun, 14 Jul 2024 03:53:47 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXs81A47RFM5URNoMnw1a9TnCzZjCO0PqlKmgKPlZBBogRFUhmLojNVsvXL6J6CevWlI5cXDWqYhI6AiqplgrkX0WLlUgoE5hnqUD4E2A/h5jfT X-Received: by 2002:a17:906:514:b0:a77:a58f:7f6a with SMTP id a640c23a62f3a-a780b6fe37amr981199566b.38.1720954427374; Sun, 14 Jul 2024 03:53:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954427; cv=none; d=google.com; s=arc-20160816; b=JkIQSTDJRiAgo+uMwiT9QabjwXJyoO2m4C2fFzLyt88Nw8XOWWQFHhjhMxo3mOH7W6 oBJjqNQLzR3W8U2qQFFOCHsnGJTesklQH6oavuk7/m3PuaVWISAwbxHQb8WsX9dU741r oXcKfKCHUpP1UzwPh+eSkjAV05EpDz1jxH48nOGIs9D+wJdKC1CPl07YgVyIPa15akZn UnkjA24koR6xLmE23xi+3FK57tLuIYUNnylprcx6ft0AdL5VuU+GaTJepHgsZtxiE53o hh1E9EmkGTVeoQD9uUtIEdXbo8EAJjrNUC8DfhTncPPhVHeRAnadwZkovA0mohwJ2fOC askQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BOsftV1B156FqKPDCerCP9N5GFz4CWFhQ+t16qP3mVE=; fh=q7T1dwSbBEWXpxTM5RBnHKCQhfSNebdU85Jk0CG8SeY=; b=nK5/UJy2xsrASJTzAxBkCDNNfhTVD8qDEjB1WOPV0BY2MVqwwlNPHqlcrRmEsAv2lD 8IjQAeQnRzqI/4AG4P0y9vMp4njJXbidTTV+CV8VSdyul+2uKeMTDaltclsX//Slc16p y+d3qcw3VucHNKLKFJkNhhWK2Vho/NwJ9k7D1a59XR028C/knTwFBoMerweCD/KnD9/g 9IacnGbYQBCrKivvra1X4PgDpl23+DsOW3OfhLBkurjSKPYEGrl6J2BwtCyvfe9g7Z3K +VFnWz/s7a7A72BKVPNoMkK/rhQT7VPBXeqmWwo6I9uRyNjgfwFswbbPvYyQyhkm/LPU obFA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZtVwtpSK; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc7cf0dcsor35428966b.18.2024.07.14.03.53.47 for (Google Transport Security); Sun, 14 Jul 2024 03:53:47 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCXvgwk+9sRP1TaU2i9oNoCkpr1bEm6IBjxicNOgUacBeP5tpxJa7ZJu8imBqTVzrIFnOija82rA1ehM2dewidGU4+FrjSk2nEbws6TsZT0dTHrh X-Received: by 2002:a17:906:ccc3:b0:a72:633d:5fd6 with SMTP id a640c23a62f3a-a780b6b1c4amr1075529966b.32.1720954427027; Sun, 14 Jul 2024 03:53:47 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:46 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 12/25] clk: imx8mn: add video clocks support Date: Sun, 14 Jul 2024 12:53:15 +0200 Message-ID: <20240714105328.35825-12-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZtVwtpSK; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks support for the video subsystem. Signed-off-by: Michael Trimarchi --- drivers/clk/imx/clk-imx8mn.c | 72 ++++++++++++++++++++++++++++++++++++ 1 file changed, 72 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 31d2faa97a..089f5169da 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -17,6 +17,7 @@ static u32 share_count_nand; static const char * const pll_ref_sels[] = { "clock-osc-24m", "dummy", "dummy", "dummy", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; static const char * const sys_pll1_bypass_sels[] = {"sys_pll1", "sys_pll1_ref_sel", }; @@ -44,6 +45,34 @@ static const char * const imx8mn_enet_axi_sels[] = {"clock-osc-24m", "sys_pll1_2 "video_pll_out", "sys_pll3_out", }; #ifndef CONFIG_SPL_BUILD +static const char * const imx8mn_disp_axi_sels[] = {"clock-osc-24m", "sys_pll2_1000m", "sys_pll1_800m", + "sys_pll3_out", "sys_pll1_40m", "audio_pll2_out", + "clk_ext1", "clk_ext4", }; + +static const char * const imx8mn_disp_apb_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll1_800m", + "sys_pll3_out", "sys_pll1_40m", "audio_pll2_out", + "clk_ext1", "clk_ext3", }; + +static const char * const imx8mn_disp_pixel_sels[] = {"clock-osc-24m", "video_pll_out", "audio_pll2_out", + "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", + "sys_pll3_out", "clk_ext4", }; + +static const char * const imx8mn_dsi_core_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll2_250m", + "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", + "audio_pll2_out", "video_pll_out", }; + +static const char * const imx8mn_dsi_phy_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_100m", + "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", + "audio_pll2_out", "video_pll_out", }; + +static const char * const imx8mn_dsi_dbi_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll2_100m", + "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", + "audio_pll2_out", "video_pll_out", }; + +static const char * const imx8mn_camera_pixel_sels[] = {"clock-osc-24m", "sys_pll1_266m", "sys_pll2_250m", + "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", + "audio_pll2_out", "video_pll_out", }; + static const char * const imx8mn_enet_ref_sels[] = {"clock-osc-24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; @@ -148,6 +177,10 @@ static const char * const imx8mn_usb_phy_sels[] = {"clock-osc-24m", "sys_pll1_10 "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext3", "audio_pll2_out", }; +#ifndef CONFIG_SPL_BUILD +static unsigned int share_count_disp; +#endif + static int imx8mn_clk_probe(struct udevice *dev) { struct clk osc_24m_clk; @@ -188,8 +221,19 @@ static int imx8mn_clk_probe(struct udevice *dev) clk_dm(IMX8MN_SYS_PLL3, imx_clk_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, &imx_1416x_pll)); + clk_dm(IMX8MN_VIDEO_PLL_REF_SEL, + imx_clk_mux("video_pll_ref_sel", base + 0x28, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels))); + clk_dm(IMX8MN_VIDEO_PLL1, + imx_clk_pll14xx("video_pll", "video_pll_ref_sel", + base + 0x28, &imx_1443x_pll)); /* PLL bypass out */ + clk_dm(IMX8MN_VIDEO_PLL_BYPASS, + imx_clk_mux_flags("video_pll_bypass", base + 0x28, 16, 1, + video_pll_bypass_sels, + ARRAY_SIZE(video_pll_bypass_sels), + CLK_SET_RATE_PARENT)); clk_dm(IMX8MN_DRAM_PLL_BYPASS, imx_clk_mux_flags("dram_pll_bypass", base + 0x50, 4, 1, dram_pll_bypass_sels, @@ -217,6 +261,9 @@ static int imx8mn_clk_probe(struct udevice *dev) CLK_SET_RATE_PARENT)); /* PLL out gate */ + clk_dm(IMX8MN_VIDEO_PLL_OUT, + imx_clk_gate("video_pll_out", "video_pll_bypass", + base + 0x28, 13)); clk_dm(IMX8MN_DRAM_PLL_OUT, imx_clk_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13)); @@ -373,6 +420,31 @@ static int imx8mn_clk_probe(struct udevice *dev) /* clks not needed in SPL stage */ #ifndef CONFIG_SPL_BUILD + clk_dm(IMX8MN_CLK_DISP_AXI, + imx8m_clk_composite("disp_axi", imx8mn_disp_axi_sels, base + 0x8a00)); + clk_dm(IMX8MN_CLK_DISP_APB, + imx8m_clk_composite("disp_apb", imx8mn_disp_apb_sels, base + 0x8a80)); + clk_dm(IMX8MN_CLK_DISP_PIXEL, + __imx8m_clk_composite("disp_pixel", imx8mn_disp_pixel_sels, base + 0xa500, + CLK_SET_RATE_PARENT)); + clk_dm(IMX8MN_CLK_DSI_CORE, + imx8m_clk_composite("dsi_core", imx8mn_dsi_core_sels, base + 0xbb00)); + clk_dm(IMX8MN_CLK_DSI_PHY_REF, + imx8m_clk_composite("dsi_phy_ref", imx8mn_dsi_phy_sels, base + 0xbb80)); + clk_dm(IMX8MN_CLK_DSI_DBI, + imx8m_clk_composite("dsi_dbi", imx8mn_dsi_dbi_sels, base + 0xbc00)); + clk_dm(IMX8MN_CLK_CAMERA_PIXEL, + imx8m_clk_composite("camera_pixel", imx8mn_camera_pixel_sels, base + 0xbd00)); + + clk_dm(IMX8MN_CLK_DISP_AXI_ROOT, + imx_clk_gate2_shared2("disp_axi_root_clk", "disp_axi", base + 0x45d0, 0, &share_count_disp)); + clk_dm(IMX8MN_CLK_DISP_APB_ROOT, + imx_clk_gate2_shared2("disp_apb_root_clk", "disp_apb", base + 0x45d0, 0, &share_count_disp)); + clk_dm(IMX8MN_CLK_CAMERA_PIXEL_ROOT, + imx_clk_gate2_shared2("camera_pixel_clk", "camera_pixel", base + 0x45d0, 0, &share_count_disp)); + clk_dm(IMX8MN_CLK_DISP_PIXEL_ROOT, + imx_clk_gate2_shared2("disp_pixel_clk", "disp_pixel", base + 0x45d0, 0, &share_count_disp)); + clk_dm(IMX8MN_CLK_ENET_REF, imx8m_clk_composite("enet_ref", imx8mn_enet_ref_sels, base + 0xa980)); From patchwork Sun Jul 14 10:53:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3270 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 0345E4130C for ; Sun, 14 Jul 2024 12:53:51 +0200 (CEST) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-58d7b8f1e1bsf4919454a12.0 for ; Sun, 14 Jul 2024 03:53:51 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954430; cv=pass; d=google.com; s=arc-20160816; b=WkCTdnFyf0DJLikKzE7JEr89A3c1i9lxdBoTtmmXI1B72ygS6R4Blbj4wC0MjYQ2jO vRNowAGj+J31vwM0XQM9wNQdBbth2EujqY3gMrIU/LehqFufnG2CH98TV+W8as5OGujh 1Njm+6YEFXE72An7CPhlg7OfAS9PN5mnTyKlzvuNxees7Ok5NEKZCzA2V4TQlIkG/d7Z wkBD2oZfkVwpTX8e5F2A23jeM5t1Q+OJ7OWyJqRhYc6R1DJqaqgS7mUjPKeZvuN3ljFo /VnrS5Vau3i0ad/zWfuUMfiushaG4nHQ2OoZ560EpmbhbAmXRIURbLFm69gIHXO6Vv1H /ygg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dgx60E9RmipZyfF/HhiylaYEZri313sHdQH9DIBHVYw=; fh=B4UcFa9NgSXvQpqlvX0XIFDbdXNyI8/RkaF/1IdYacA=; b=ZavxBufvMp7OA6L2uHyIChvvxw1q2Ydj5l99xJ1Jb68bF45GkKSzyUlxl1Z/x6XXye 1+W0rOcRF3tIwzaDjW46ZJvULhF8viH3l1La+0wixFtAhFt0eiUni2iXL9e7GFdFhwDL hfXr2ZCHL5zM0Kqbj4Wo3HE4FA6GIUOR/FX+WCMQgnFEGk3/kwgCgLQ5miPoL3BDClwG mmm+qJvSroU03ZzsxQgpxq8kfBj+IfoDwOBNp/lqMYZkFKQipdePleID/gPwY1pSDxN4 PlDCXi1gbpMswzrREPL8GSDdYKSa3uP8DOhxBDG4z8J152aTHHMpRF2dOkdk9XnGvsE2 u/Aw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TgwnJle3; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954430; x=1721559230; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=dgx60E9RmipZyfF/HhiylaYEZri313sHdQH9DIBHVYw=; b=b9NFRqOyYOXyUpFIBv0UppUR7RwqtXIiOxU996Jl0l8LT+EVdbGfDOyD9yBCfK+S0s PIrNGxSaRfrlfseO3CW8+KVp8Ha3B0muSitBiubuV42fhzoaKU1fsgMIVuQfi3gDP6cb fAaioaGXzQujG2coCc6aogZ5nud9FuxQuE4To= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954430; x=1721559230; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=dgx60E9RmipZyfF/HhiylaYEZri313sHdQH9DIBHVYw=; b=c7HFdnF3uMCn9tD40XfFxQm5GfPgStF2TOO9SWXpNyZGPR4Dm9+zlEm3PxeQZcs4vx NvvU8crBQuzRraRlnan+AwXvm367eSJFBDyKqFbdoRBuOE4GdH+OFBGb0LFu2b3w5X5d 1Q2IORzzRNvmHITOSz7SyxnLfgxrisTPW7IbBX6cf/CN5xjTvsQ3dY4EqTDnEmF4RVaj vXNH4VEsYDIGwbrxWLkQBsX4NlU82cj9Vhvj017y0jh5x1uRSOuCFzVOgZ+zr43hjct8 M9yR5nvFD+0sqmXQ4egw5Xqvsuc2Uex42EAwWHH18A/GpEcqh/rWAdwPh06cgEv5m4v6 SsBQ== X-Forwarded-Encrypted: i=2; AJvYcCXJ5jKKOY1wz6oqBfU2QFIT29dM9YIg58cz1Av/pyh3H8NIHdb0jhjhbtzqdVLoAJe1Sa3l6NvWk+NKldG8d0XV1dDHEYVc+UWUjdjQGmtnfw4zupcgDqTQsKWnmA== X-Gm-Message-State: AOJu0YztH4Bxtk1R+rDCexpLwMKGf0J8utJ/AXV4sGxrhF7yswPdPz/9 qsyu4uJ/8xMFGeohzh5vwNe0ne+27rW3v66Ty1QcGK0BiHXRUJLV7Eb9f3UldQB4eg== X-Google-Smtp-Source: AGHT+IFFSt3ASiI3C+uFq1tWy3YT+xby7US+sdovS2V0/zgZHfudofL7u/bn6ido1/xiSLLm6DUiNQ== X-Received: by 2002:a50:9996:0:b0:57d:6bb:d264 with SMTP id 4fb4d7f45d1cf-59a2427ef62mr5048083a12.1.1720954430672; Sun, 14 Jul 2024 03:53:50 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c84e:0:b0:583:9e8e:cd8c with SMTP id 4fb4d7f45d1cf-5982622465dls72034a12.1.-pod-prod-00-eu; Sun, 14 Jul 2024 03:53:49 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCX6srgE0XaFRfJ++eUbsHtuoJQs2ESrPLxaikatnpdalMmTEL0Rp0DuArYdjHLDYvyx8NtxgxWbNpslWKpQmzhSdChittYr4/o3Y42HcVgn1lJU X-Received: by 2002:a17:907:7d90:b0:a77:e152:a8e with SMTP id a640c23a62f3a-a799cd00609mr620893066b.26.1720954428898; Sun, 14 Jul 2024 03:53:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954428; cv=none; d=google.com; s=arc-20160816; b=vnjKmfrXqQUOhwaZZN5q/NebeZIc6VTdnyliwIeRPOQHlbn3zwHKNPYWZz27ZofP2B 2Goew69LdmUNhDdmFFR+Lfqbqj+zeehszpRPIg8dQBMuJljNkEmCmfO2vGQdPf9o3//l 1PHymAzvriggmz+GtDZEW/zoZ09zCfoeZ3K56rmHGDJ2LwAL0ZqUsTnVSXZieThh4I+5 iURG5/USYlLgeSB5UVQliuPKaCLysus3VLy3O5/bvLI3xZi4IWUg5Iuw7Ahkrf8M7rn9 IKq9EEmm9UEhJ+Db7PdZrYiHNZ9yboZ+IymUqg2Oti28akw0WZaivxR+pF1gBOzu4EUy 4XCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=0uk9VoPniMCe+Ec0R9Nd8X+G0f1feA7adOIsejSE3AE=; fh=ruJRPF224xXfcveeOY2Hj//Ik1XhIfgQObiWsDIjbrY=; b=Xb6dmKQWcS7LVRJHgWIjIJWF3f7NqqAglGppNSadqXrhi8yaCUs0n70Sg2yhza3T2s 2PXpQov9WwMRx3jMSI9qNfwl3iVw0KBR4fJS21yCDTZcsJWXceg4BD1fS45qNy1mM8yQ eVq2M/Aa1TKSULtcoHhlx3GGgvsvY/aDQnut95/Vji1PFnX2X96Fw++Tb/zUsYF3ta7p Mokh7SLtXTVPJyWYZMB8wNaGGZpk8o1epFTMar+GcYoTlq57m4pRZE6iW7uqCC31A8jm zIoiv1olt8kcsE0hutr8b2Fqt1vXxQf6U8vayusEuORI45Ren12JTQoIA79Wq2MRz4Ve /4nA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TgwnJle3; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79a0fa06b9sor130439066b.8.2024.07.14.03.53.48 for (Google Transport Security); Sun, 14 Jul 2024 03:53:48 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCVmUZkh838shzPRHr+2nOHn8F/Dky0nBYUxNRqcqAmLRpf7Xw4j5/TlAUkylRBeQT4As5hVerx/kJRmLIsUD+1f2YDGgXBDF20RUl82VY6m53y3 X-Received: by 2002:a17:907:97cf:b0:a77:e420:9e5d with SMTP id a640c23a62f3a-a799d3a44e5mr624177966b.34.1720954428316; Sun, 14 Jul 2024 03:53:48 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:47 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 13/25] power: Add iMX8M block ctrl driver for dispmix Date: Sun, 14 Jul 2024 12:53:16 +0200 Message-ID: <20240714105328.35825-13-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TgwnJle3; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add iMX8 block ctrl driver for displaymix on iMX8MM/iMX8MN and mediamix on iMX8MP. To support blk ctrl driver, the power domain driver on iMX8M needs update to add relevant PGC domains Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- drivers/power/domain/Kconfig | 6 + drivers/power/domain/Makefile | 1 + drivers/power/domain/imx8m-blk-ctrl.c | 431 ++++++++++++++++++++++ drivers/power/domain/imx8m-power-domain.c | 213 ++++++++++- 4 files changed, 649 insertions(+), 2 deletions(-) create mode 100644 drivers/power/domain/imx8m-blk-ctrl.c diff --git a/drivers/power/domain/Kconfig b/drivers/power/domain/Kconfig index bd82d2f704..fb006b6e8e 100644 --- a/drivers/power/domain/Kconfig +++ b/drivers/power/domain/Kconfig @@ -40,6 +40,12 @@ config IMX8M_POWER_DOMAIN Enable support for manipulating NXP i.MX8M on-SoC power domains via requests to the ATF. +config IMX8M_BLK_CTRL + bool "Enable i.MX8M block control driver" + depends on POWER_DOMAIN && ARCH_IMX8M + help + Enable support for manipulating NXP i.MX8M on-SoC block control driver + config IMX8MP_HSIOMIX_BLKCTRL bool "Enable i.MX8MP HSIOMIX domain driver" depends on POWER_DOMAIN && IMX8MP diff --git a/drivers/power/domain/Makefile b/drivers/power/domain/Makefile index 2daab73eb7..46849fd2a4 100644 --- a/drivers/power/domain/Makefile +++ b/drivers/power/domain/Makefile @@ -8,6 +8,7 @@ obj-$(CONFIG_APPLE_PMGR_POWER_DOMAIN) += apple-pmgr.o obj-$(CONFIG_BCM6328_POWER_DOMAIN) += bcm6328-power-domain.o obj-$(CONFIG_IMX8_POWER_DOMAIN) += imx8-power-domain-legacy.o imx8-power-domain.o obj-$(CONFIG_IMX8M_POWER_DOMAIN) += imx8m-power-domain.o +obj-$(CONFIG_IMX8M_BLK_CTRL) += imx8m-blk-ctrl.o obj-$(CONFIG_IMX8MP_HSIOMIX_BLKCTRL) += imx8mp-hsiomix.o obj-$(CONFIG_MTK_POWER_DOMAIN) += mtk-power-domain.o obj-$(CONFIG_MESON_GX_VPU_POWER_DOMAIN) += meson-gx-pwrc-vpu.o diff --git a/drivers/power/domain/imx8m-blk-ctrl.c b/drivers/power/domain/imx8m-blk-ctrl.c new file mode 100644 index 0000000000..3c22d9de38 --- /dev/null +++ b/drivers/power/domain/imx8m-blk-ctrl.c @@ -0,0 +1,431 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2023 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define BLK_SFT_RSTN 0x0 +#define BLK_CLK_EN 0x4 +#define BLK_MIPI_RESET_DIV 0x8 /* Mini/Nano/Plus DISPLAY_BLK_CTRL only */ + +#define DOMAIN_MAX_CLKS 4 + +struct imx8m_blk_ctrl_domain { + struct clk clks[DOMAIN_MAX_CLKS]; + struct power_domain power_dev; +}; + +struct imx8m_blk_ctrl { + void __iomem *base; + struct power_domain bus_power_dev; + struct imx8m_blk_ctrl_domain *domains; +}; + +struct imx8m_blk_ctrl_domain_data { + const char *name; + const char * const *clk_names; + const char *gpc_name; + int num_clks; + u32 rst_mask; + u32 clk_mask; + u32 mipi_phy_rst_mask; +}; + +struct imx8m_blk_ctrl_data { + int max_reg; + const struct imx8m_blk_ctrl_domain_data *domains; + int num_domains; + u32 bus_rst_mask; + u32 bus_clk_mask; +}; + +static int imx8m_blk_ctrl_request(struct power_domain *power_domain) +{ + return 0; +} + +static int imx8m_blk_ctrl_free(struct power_domain *power_domain) +{ + return 0; +} + +static int imx8m_blk_ctrl_enable_domain_clk(struct udevice *dev, ulong domain_id, bool enable) +{ + int ret, i; + struct imx8m_blk_ctrl *priv = (struct imx8m_blk_ctrl *)dev_get_priv(dev); + struct imx8m_blk_ctrl_data *drv_data = + (struct imx8m_blk_ctrl_data *)dev_get_driver_data(dev); + + debug("%s num_clk %u\n", __func__, drv_data->domains[domain_id].num_clks); + + for (i = 0; i < drv_data->domains[domain_id].num_clks; i++) { + debug("%s clk %s\n", __func__, drv_data->domains[domain_id].clk_names[i]); + if (enable) + ret = clk_enable(&priv->domains[domain_id].clks[i]); + else + ret = clk_disable(&priv->domains[domain_id].clks[i]); + if (ret && ret != -ENOENT) { + printf("Failed to %s domain clk %s\n", enable ? "enable" : "disable", drv_data->domains[domain_id].clk_names[i]); + return ret; + } + } + + return 0; +} + +static int imx8m_blk_ctrl_power_on(struct power_domain *power_domain) +{ + struct udevice *dev = power_domain->dev; + struct imx8m_blk_ctrl *priv = (struct imx8m_blk_ctrl *)dev_get_priv(dev); + struct imx8m_blk_ctrl_data *drv_data = + (struct imx8m_blk_ctrl_data *)dev_get_driver_data(dev); + int ret; + + debug("%s, id %lu\n", __func__, power_domain->id); + + if (!priv->domains[power_domain->id].power_dev.dev) + return -ENODEV; + + ret = power_domain_on(&priv->bus_power_dev); + if (ret < 0) { + printf("Failed to power up bus domain %d\n", ret); + return ret; + } + + /* Enable bus clock and deassert bus reset */ + setbits_le32(priv->base + BLK_CLK_EN, drv_data->bus_clk_mask); + setbits_le32(priv->base + BLK_SFT_RSTN, drv_data->bus_rst_mask); + + /* wait for reset to propagate */ + udelay(5); + + /* put devices into reset */ + clrbits_le32(priv->base + BLK_SFT_RSTN, drv_data->domains[power_domain->id].rst_mask); + if (drv_data->domains[power_domain->id].mipi_phy_rst_mask) + clrbits_le32(priv->base + BLK_MIPI_RESET_DIV, drv_data->domains[power_domain->id].mipi_phy_rst_mask); + + /* enable upstream and blk-ctrl clocks to allow reset to propagate */ + ret = imx8m_blk_ctrl_enable_domain_clk(dev, power_domain->id, true); + if (ret) { + printf("failed to enable clocks\n"); + goto bus_powerdown; + } + + /* ungate clk */ + setbits_le32(priv->base + BLK_CLK_EN, drv_data->domains[power_domain->id].clk_mask); + + /* power up upstream GPC domain */ + ret = power_domain_on(&priv->domains[power_domain->id].power_dev); + if (ret < 0) { + printf("Failed to power up peripheral domain %d\n", ret); + goto clk_disable; + } + + /* wait for reset to propagate */ + udelay(5); + + /* release reset */ + setbits_le32(priv->base + BLK_SFT_RSTN, drv_data->domains[power_domain->id].rst_mask); + if (drv_data->domains[power_domain->id].mipi_phy_rst_mask) + setbits_le32(priv->base + BLK_MIPI_RESET_DIV, drv_data->domains[power_domain->id].mipi_phy_rst_mask); + + return 0; +clk_disable: + imx8m_blk_ctrl_enable_domain_clk(dev, power_domain->id, false); +bus_powerdown: + power_domain_off(&priv->bus_power_dev); + return ret; +} + +static int imx8m_blk_ctrl_power_off(struct power_domain *power_domain) +{ + struct udevice *dev = power_domain->dev; + struct imx8m_blk_ctrl *priv = (struct imx8m_blk_ctrl *)dev_get_priv(dev); + struct imx8m_blk_ctrl_data *drv_data = + (struct imx8m_blk_ctrl_data *)dev_get_driver_data(dev); + + debug("%s, id %lu\n", __func__, power_domain->id); + + if (!priv->domains[power_domain->id].power_dev.dev) + return -ENODEV; + + /* put devices into reset and disable clocks */ + if (drv_data->domains[power_domain->id].mipi_phy_rst_mask) + clrbits_le32(priv->base + BLK_MIPI_RESET_DIV, drv_data->domains[power_domain->id].mipi_phy_rst_mask); + + /* assert reset */ + clrbits_le32(priv->base + BLK_SFT_RSTN, drv_data->domains[power_domain->id].rst_mask); + + /* gate clk */ + clrbits_le32(priv->base + BLK_CLK_EN, drv_data->domains[power_domain->id].clk_mask); + + /* power down upstream GPC domain */ + power_domain_off(&priv->domains[power_domain->id].power_dev); + + imx8m_blk_ctrl_enable_domain_clk(dev, power_domain->id, false); + + /* power down bus domain */ + power_domain_off(&priv->bus_power_dev); + + return 0; +} + +static int imx8m_blk_ctrl_probe(struct udevice *dev) +{ + int ret, i, j; + struct imx8m_blk_ctrl *priv = (struct imx8m_blk_ctrl *)dev_get_priv(dev); + struct imx8m_blk_ctrl_data *drv_data = + (struct imx8m_blk_ctrl_data *)dev_get_driver_data(dev); + + priv->base = dev_read_addr_ptr(dev); + if (!priv->base) + return -EINVAL; + + priv->domains = kcalloc(drv_data->num_domains, sizeof(struct imx8m_blk_ctrl_domain), GFP_KERNEL); + + ret = power_domain_get_by_name(dev, &priv->bus_power_dev, "bus"); + if (ret) { + printf("Failed to power_domain_get_by_name %s\n", "bus"); + return ret; + } + + for (j = 0; j < drv_data->num_domains; j++) { + ret = power_domain_get_by_name(dev, &priv->domains[j].power_dev, drv_data->domains[j].gpc_name); + if (ret) + continue; + + for (i = 0; i < drv_data->domains[j].num_clks; i++) { + ret = clk_get_by_name(dev, drv_data->domains[j].clk_names[i], &priv->domains[j].clks[i]); + if (ret) { + printf("Failed to get clk %s\n", drv_data->domains[j].clk_names[i]); + return ret; + } + } + } + + return 0; +} + +static int imx8m_blk_ctrl_remove(struct udevice *dev) +{ + struct imx8m_blk_ctrl *priv = (struct imx8m_blk_ctrl *)dev_get_priv(dev); + + kfree(priv->domains); + + return 0; +} + +static const struct imx8m_blk_ctrl_domain_data imx8mm_disp_blk_ctl_domain_data[] = { + [IMX8MM_DISPBLK_PD_CSI_BRIDGE] = { + .name = "dispblk-csi-bridge", + .clk_names = (const char *[]){ "csi-bridge-axi", "csi-bridge-apb", + "csi-bridge-core", }, + .num_clks = 3, + .gpc_name = "csi-bridge", + .rst_mask = BIT(0) | BIT(1) | BIT(2), + .clk_mask = BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(5), + }, + [IMX8MM_DISPBLK_PD_LCDIF] = { + .name = "dispblk-lcdif", + .clk_names = (const char *[]){ "lcdif-axi", "lcdif-apb", "lcdif-pix", }, + .num_clks = 3, + .gpc_name = "lcdif", + .clk_mask = BIT(6) | BIT(7), + }, + [IMX8MM_DISPBLK_PD_MIPI_DSI] = { + .name = "dispblk-mipi-dsi", + .clk_names = (const char *[]){ "dsi-pclk", "dsi-ref", }, + .num_clks = 2, + .gpc_name = "mipi-dsi", + .rst_mask = BIT(5), + .clk_mask = BIT(8) | BIT(9), + .mipi_phy_rst_mask = BIT(17), + }, + [IMX8MM_DISPBLK_PD_MIPI_CSI] = { + .name = "dispblk-mipi-csi", + .clk_names = (const char *[]){ "csi-aclk", "csi-pclk" }, + .num_clks = 2, + .gpc_name = "mipi-csi", + .rst_mask = BIT(3) | BIT(4), + .clk_mask = BIT(10) | BIT(11), + .mipi_phy_rst_mask = BIT(16), + }, +}; + +static const struct imx8m_blk_ctrl_data imx8mm_disp_blk_ctl_dev_data = { + .max_reg = 0x2c, + .domains = imx8mm_disp_blk_ctl_domain_data, + .num_domains = ARRAY_SIZE(imx8mm_disp_blk_ctl_domain_data), + .bus_rst_mask = BIT(6), + .bus_clk_mask = BIT(12), +}; + +static const struct imx8m_blk_ctrl_domain_data imx8mn_disp_blk_ctl_domain_data[] = { + [IMX8MN_DISPBLK_PD_MIPI_DSI] = { + .name = "dispblk-mipi-dsi", + .clk_names = (const char *[]){ "dsi-pclk", "dsi-ref", }, + .num_clks = 2, + .gpc_name = "mipi-dsi", + .rst_mask = BIT(0) | BIT(1), + .clk_mask = BIT(0) | BIT(1), + .mipi_phy_rst_mask = BIT(17), + }, + [IMX8MN_DISPBLK_PD_MIPI_CSI] = { + .name = "dispblk-mipi-csi", + .clk_names = (const char *[]){ "csi-aclk", "csi-pclk" }, + .num_clks = 2, + .gpc_name = "mipi-csi", + .rst_mask = BIT(2) | BIT(3), + .clk_mask = BIT(2) | BIT(3), + .mipi_phy_rst_mask = BIT(16), + }, + [IMX8MN_DISPBLK_PD_LCDIF] = { + .name = "dispblk-lcdif", + .clk_names = (const char *[]){ "lcdif-axi", "lcdif-apb", "lcdif-pix", }, + .num_clks = 3, + .gpc_name = "lcdif", + .rst_mask = BIT(4) | BIT(5), + .clk_mask = BIT(4) | BIT(5), + }, + [IMX8MN_DISPBLK_PD_ISI] = { + .name = "dispblk-isi", + .clk_names = (const char *[]){ "disp_axi", "disp_apb", "disp_axi_root", + "disp_apb_root"}, + .num_clks = 4, + .gpc_name = "isi", + .rst_mask = BIT(6) | BIT(7), + .clk_mask = BIT(6) | BIT(7), + }, +}; + +static const struct imx8m_blk_ctrl_data imx8mn_disp_blk_ctl_dev_data = { + .max_reg = 0x84, + .domains = imx8mn_disp_blk_ctl_domain_data, + .num_domains = ARRAY_SIZE(imx8mn_disp_blk_ctl_domain_data), + .bus_rst_mask = BIT(8), + .bus_clk_mask = BIT(8), +}; + +static const struct imx8m_blk_ctrl_domain_data imx8mp_media_blk_ctl_domain_data[] = { + [IMX8MP_MEDIABLK_PD_MIPI_DSI_1] = { + .name = "mediablk-mipi-dsi-1", + .clk_names = (const char *[]){ "apb", "phy", }, + .num_clks = 2, + .gpc_name = "mipi-dsi1", + .rst_mask = BIT(0) | BIT(1), + .clk_mask = BIT(0) | BIT(1), + .mipi_phy_rst_mask = BIT(17), + }, + [IMX8MP_MEDIABLK_PD_MIPI_CSI2_1] = { + .name = "mediablk-mipi-csi2-1", + .clk_names = (const char *[]){ "apb", "cam1" }, + .num_clks = 2, + .gpc_name = "mipi-csi1", + .rst_mask = BIT(2) | BIT(3), + .clk_mask = BIT(2) | BIT(3), + .mipi_phy_rst_mask = BIT(16), + }, + [IMX8MP_MEDIABLK_PD_LCDIF_1] = { + .name = "mediablk-lcdif-1", + .clk_names = (const char *[]){ "disp1", "apb", "axi", }, + .num_clks = 3, + .gpc_name = "lcdif1", + .rst_mask = BIT(4) | BIT(5) | BIT(23), + .clk_mask = BIT(4) | BIT(5) | BIT(23), + }, + [IMX8MP_MEDIABLK_PD_ISI] = { + .name = "mediablk-isi", + .clk_names = (const char *[]){ "axi", "apb" }, + .num_clks = 2, + .gpc_name = "isi", + .rst_mask = BIT(6) | BIT(7), + .clk_mask = BIT(6) | BIT(7), + }, + [IMX8MP_MEDIABLK_PD_MIPI_CSI2_2] = { + .name = "mediablk-mipi-csi2-2", + .clk_names = (const char *[]){ "apb", "cam2" }, + .num_clks = 2, + .gpc_name = "mipi-csi2", + .rst_mask = BIT(9) | BIT(10), + .clk_mask = BIT(9) | BIT(10), + .mipi_phy_rst_mask = BIT(30), + }, + [IMX8MP_MEDIABLK_PD_LCDIF_2] = { + .name = "mediablk-lcdif-2", + .clk_names = (const char *[]){ "disp2", "apb", "axi", }, + .num_clks = 3, + .gpc_name = "lcdif2", + .rst_mask = BIT(11) | BIT(12) | BIT(24), + .clk_mask = BIT(11) | BIT(12) | BIT(24), + }, + [IMX8MP_MEDIABLK_PD_ISP] = { + .name = "mediablk-isp", + .clk_names = (const char *[]){ "isp", "axi", "apb" }, + .num_clks = 3, + .gpc_name = "isp", + .rst_mask = BIT(16) | BIT(17) | BIT(18), + .clk_mask = BIT(16) | BIT(17) | BIT(18), + }, + [IMX8MP_MEDIABLK_PD_DWE] = { + .name = "mediablk-dwe", + .clk_names = (const char *[]){ "axi", "apb" }, + .num_clks = 2, + .gpc_name = "dwe", + .rst_mask = BIT(19) | BIT(20) | BIT(21), + .clk_mask = BIT(19) | BIT(20) | BIT(21), + }, + [IMX8MP_MEDIABLK_PD_MIPI_DSI_2] = { + .name = "mediablk-mipi-dsi-2", + .clk_names = (const char *[]){ "phy", }, + .num_clks = 1, + .gpc_name = "mipi-dsi2", + .rst_mask = BIT(22), + .clk_mask = BIT(22), + .mipi_phy_rst_mask = BIT(29), + }, +}; + +static const struct imx8m_blk_ctrl_data imx8mp_media_blk_ctl_dev_data = { + .max_reg = 0x138, + .domains = imx8mp_media_blk_ctl_domain_data, + .num_domains = ARRAY_SIZE(imx8mp_media_blk_ctl_domain_data), + .bus_rst_mask = BIT(8), + .bus_clk_mask = BIT(8), +}; + +static const struct udevice_id imx8m_blk_ctrl_ids[] = { + { .compatible = "fsl,imx8mm-disp-blk-ctrl", .data = (ulong)&imx8mm_disp_blk_ctl_dev_data }, + { .compatible = "fsl,imx8mn-disp-blk-ctrl", .data = (ulong)&imx8mn_disp_blk_ctl_dev_data }, + { .compatible = "fsl,imx8mp-media-blk-ctrl", .data = (ulong)&imx8mp_media_blk_ctl_dev_data }, + { } +}; + +struct power_domain_ops imx8m_blk_ctrl_ops = { + .request = imx8m_blk_ctrl_request, + .rfree = imx8m_blk_ctrl_free, + .on = imx8m_blk_ctrl_power_on, + .off = imx8m_blk_ctrl_power_off, +}; + +U_BOOT_DRIVER(imx8m_blk_ctrl) = { + .name = "imx8m_blk_ctrl", + .id = UCLASS_POWER_DOMAIN, + .of_match = imx8m_blk_ctrl_ids, + .bind = dm_scan_fdt_dev, + .probe = imx8m_blk_ctrl_probe, + .remove = imx8m_blk_ctrl_remove, + .priv_auto = sizeof(struct imx8m_blk_ctrl), + .ops = &imx8m_blk_ctrl_ops, + .flags = DM_FLAG_DEFAULT_PD_CTRL_OFF, +}; diff --git a/drivers/power/domain/imx8m-power-domain.c b/drivers/power/domain/imx8m-power-domain.c index 8b6870c864..40fec70d95 100644 --- a/drivers/power/domain/imx8m-power-domain.c +++ b/drivers/power/domain/imx8m-power-domain.c @@ -32,17 +32,31 @@ DECLARE_GLOBAL_DATA_PTR; #define IMX8M_OTG1_A53_DOMAIN BIT(4) #define IMX8M_PCIE1_A53_DOMAIN BIT(3) +#define IMX8MM_VPUH1_A53_DOMAIN BIT(15) +#define IMX8MM_VPUG2_A53_DOMAIN BIT(14) +#define IMX8MM_VPUG1_A53_DOMAIN BIT(13) +#define IMX8MM_DISPMIX_A53_DOMAIN BIT(12) +#define IMX8MM_VPUMIX_A53_DOMAIN BIT(10) +#define IMX8MM_GPUMIX_A53_DOMAIN BIT(9) +#define IMX8MM_GPU_A53_DOMAIN (BIT(8) | BIT(11)) +#define IMX8MM_DDR1_A53_DOMAIN BIT(7) #define IMX8MM_OTG2_A53_DOMAIN BIT(5) #define IMX8MM_OTG1_A53_DOMAIN BIT(4) #define IMX8MM_PCIE_A53_DOMAIN BIT(3) +#define IMX8MM_MIPI_A53_DOMAIN BIT(2) +#define IMX8MN_DISPMIX_A53_DOMAIN BIT(12) +#define IMX8MN_GPUMIX_A53_DOMAIN BIT(9) +#define IMX8MN_DDR1_A53_DOMAIN BIT(7) #define IMX8MN_OTG1_A53_DOMAIN BIT(4) #define IMX8MN_MIPI_A53_DOMAIN BIT(2) #define IMX8MP_HSIOMIX_A53_DOMAIN BIT(19) +#define IMX8MP_MEDIAMIX_A53_DOMAIN BIT(12) #define IMX8MP_USB2_PHY_A53_DOMAIN BIT(5) #define IMX8MP_USB1_PHY_A53_DOMAIN BIT(4) #define IMX8MP_PCIE_PHY_A53_DOMAIN BIT(3) +#define IMX8MP_MIPI_PHY1_A53_DOMAIN BIT(2) #define IMX8MP_GPC_PU_PGC_SW_PUP_REQ 0x0d8 #define IMX8MP_GPC_PU_PGC_SW_PDN_REQ 0x0e4 @@ -50,35 +64,72 @@ DECLARE_GLOBAL_DATA_PTR; #define GPC_PU_PGC_SW_PUP_REQ 0x0f8 #define GPC_PU_PGC_SW_PDN_REQ 0x104 +#define IMX8M_PCIE2_SW_Pxx_REQ BIT(13) +#define IMX8M_MIPI_CSI2_SW_Pxx_REQ BIT(12) +#define IMX8M_MIPI_CSI1_SW_Pxx_REQ BIT(11) +#define IMX8M_DISP_SW_Pxx_REQ BIT(10) +#define IMX8M_HDMI_SW_Pxx_REQ BIT(9) +#define IMX8M_VPU_SW_Pxx_REQ BIT(8) +#define IMX8M_GPU_SW_Pxx_REQ BIT(7) +#define IMX8M_DDR2_SW_Pxx_REQ BIT(6) +#define IMX8M_DDR1_SW_Pxx_REQ BIT(5) #define IMX8M_PCIE2_SW_Pxx_REQ BIT(13) #define IMX8M_OTG2_SW_Pxx_REQ BIT(3) #define IMX8M_OTG1_SW_Pxx_REQ BIT(2) #define IMX8M_PCIE1_SW_Pxx_REQ BIT(1) +#define IMX8MM_VPUH1_SW_Pxx_REQ BIT(13) +#define IMX8MM_VPUG2_SW_Pxx_REQ BIT(12) +#define IMX8MM_VPUG1_SW_Pxx_REQ BIT(11) +#define IMX8MM_DISPMIX_SW_Pxx_REQ BIT(10) +#define IMX8MM_VPUMIX_SW_Pxx_REQ BIT(8) +#define IMX8MM_GPUMIX_SW_Pxx_REQ BIT(7) +#define IMX8MM_GPU_SW_Pxx_REQ (BIT(6) | BIT(9)) +#define IMX8MM_DDR1_SW_Pxx_REQ BIT(5) #define IMX8MM_OTG2_SW_Pxx_REQ BIT(3) #define IMX8MM_OTG1_SW_Pxx_REQ BIT(2) #define IMX8MM_PCIE_SW_Pxx_REQ BIT(1) +#define IMX8MM_MIPI_SW_Pxx_REQ BIT(0) +#define IMX8MN_DISPMIX_SW_Pxx_REQ BIT(10) +#define IMX8MN_GPUMIX_SW_Pxx_REQ BIT(7) +#define IMX8MN_DDR1_SW_Pxx_REQ BIT(5) #define IMX8MN_OTG1_SW_Pxx_REQ BIT(2) #define IMX8MN_MIPI_SW_Pxx_REQ BIT(0) #define IMX8MP_HSIOMIX_Pxx_REQ BIT(17) +#define IMX8MP_MEDIMIX_Pxx_REQ BIT(10) #define IMX8MP_USB2_PHY_Pxx_REQ BIT(3) #define IMX8MP_USB1_PHY_Pxx_REQ BIT(2) #define IMX8MP_PCIE_PHY_SW_Pxx_REQ BIT(1) +#define IMX8MP_MIPI_PHY1_SW_Pxx_REQ BIT(0) #define GPC_M4_PU_PDN_FLG 0x1bc #define IMX8MP_GPC_PU_PWRHSK 0x190 #define GPC_PU_PWRHSK 0x1fc +#define IMX8MM_GPUMIX_HSK_PWRDNACKN BIT(29) +#define IMX8MM_GPU_HSK_PWRDNACKN (BIT(27) | BIT(28)) +#define IMX8MM_VPUMIX_HSK_PWRDNACKN BIT(26) +#define IMX8MM_DISPMIX_HSK_PWRDNACKN BIT(25) #define IMX8MM_HSIO_HSK_PWRDNACKN (BIT(23) | BIT(24)) +#define IMX8MM_GPUMIX_HSK_PWRDNREQN BIT(11) +#define IMX8MM_GPU_HSK_PWRDNREQN (BIT(9) | BIT(10)) +#define IMX8MM_VPUMIX_HSK_PWRDNREQN BIT(8) +#define IMX8MM_DISPMIX_HSK_PWRDNREQN BIT(7) #define IMX8MM_HSIO_HSK_PWRDNREQN (BIT(5) | BIT(6)) +#define IMX8MN_GPUMIX_HSK_PWRDNACKN (BIT(29) | BIT(27)) +#define IMX8MN_DISPMIX_HSK_PWRDNACKN BIT(25) #define IMX8MN_HSIO_HSK_PWRDNACKN BIT(23) +#define IMX8MN_GPUMIX_HSK_PWRDNREQN (BIT(11) | BIT(9)) +#define IMX8MN_DISPMIX_HSK_PWRDNREQN BIT(7) #define IMX8MN_HSIO_HSK_PWRDNREQN BIT(5) +#define IMX8MP_MEDIAMIX_PWRDNACKN BIT(30) #define IMX8MP_HSIOMIX_PWRDNACKN BIT(28) +#define IMX8MP_MEDIAMIX_PWRDNREQN BIT(14) #define IMX8MP_HSIOMIX_PWRDNREQN BIT(12) /* @@ -92,15 +143,31 @@ DECLARE_GLOBAL_DATA_PTR; #define IMX8M_PGC_OTG2 19 #define IMX8M_PGC_PCIE2 29 +#define IMX8MM_PGC_MIPI 16 #define IMX8MM_PGC_PCIE 17 #define IMX8MM_PGC_OTG1 18 #define IMX8MM_PGC_OTG2 19 - +#define IMX8MM_PGC_DDR1 21 +#define IMX8MM_PGC_GPU2D 22 +#define IMX8MM_PGC_GPUMIX 23 +#define IMX8MM_PGC_VPUMIX 24 +#define IMX8MM_PGC_GPU3D 25 +#define IMX8MM_PGC_DISPMIX 26 +#define IMX8MM_PGC_VPUG1 27 +#define IMX8MM_PGC_VPUG2 28 +#define IMX8MM_PGC_VPUH1 29 + +#define IMX8MN_PGC_MIPI 16 #define IMX8MN_PGC_OTG1 18 +#define IMX8MN_PGC_DDR1 21 +#define IMX8MN_PGC_GPUMIX 23 +#define IMX8MN_PGC_DISPMIX 26 +#define IMX8MP_PGC_MIPI1 12 #define IMX8MP_PGC_PCIE 13 #define IMX8MP_PGC_USB1 14 #define IMX8MP_PGC_USB2 15 +#define IMX8MP_PGC_MEDIAMIX 22 #define IMX8MP_PGC_HSIOMIX 29 #define GPC_PGC_CTRL(n) (0x800 + (n) * 0x40) @@ -142,6 +209,7 @@ struct imx8m_power_domain_plat { void __iomem *base; int resource_id; int has_pd; + int count; }; #if defined(CONFIG_IMX8MM) || defined(CONFIG_IMX8MN) || defined(CONFIG_IMX8MQ) @@ -230,6 +298,82 @@ static const struct imx_pgc_domain imx8mm_pgc_domains[] = { }, .pgc = BIT(IMX8MM_PGC_OTG2), }, + + [IMX8MM_POWER_DOMAIN_GPUMIX] = { + .bits = { + .pxx = IMX8MM_GPUMIX_SW_Pxx_REQ, + .map = IMX8MM_GPUMIX_A53_DOMAIN, + .hskreq = IMX8MM_GPUMIX_HSK_PWRDNREQN, + .hskack = IMX8MM_GPUMIX_HSK_PWRDNACKN, + }, + .pgc = BIT(IMX8MM_PGC_GPUMIX), + .keep_clocks = true, + }, + + [IMX8MM_POWER_DOMAIN_GPU] = { + .bits = { + .pxx = IMX8MM_GPU_SW_Pxx_REQ, + .map = IMX8MM_GPU_A53_DOMAIN, + .hskreq = IMX8MM_GPU_HSK_PWRDNREQN, + .hskack = IMX8MM_GPU_HSK_PWRDNACKN, + }, + .pgc = BIT(IMX8MM_PGC_GPU2D) | BIT(IMX8MM_PGC_GPU3D), + }, + + [IMX8MM_POWER_DOMAIN_VPUMIX] = { + .bits = { + .pxx = IMX8MM_VPUMIX_SW_Pxx_REQ, + .map = IMX8MM_VPUMIX_A53_DOMAIN, + .hskreq = IMX8MM_VPUMIX_HSK_PWRDNREQN, + .hskack = IMX8MM_VPUMIX_HSK_PWRDNACKN, + }, + .pgc = BIT(IMX8MM_PGC_VPUMIX), + .keep_clocks = true, + }, + + [IMX8MM_POWER_DOMAIN_VPUG1] = { + .bits = { + .pxx = IMX8MM_VPUG1_SW_Pxx_REQ, + .map = IMX8MM_VPUG1_A53_DOMAIN, + }, + .pgc = BIT(IMX8MM_PGC_VPUG1), + }, + + [IMX8MM_POWER_DOMAIN_VPUG2] = { + .bits = { + .pxx = IMX8MM_VPUG2_SW_Pxx_REQ, + .map = IMX8MM_VPUG2_A53_DOMAIN, + }, + .pgc = BIT(IMX8MM_PGC_VPUG2), + }, + + [IMX8MM_POWER_DOMAIN_VPUH1] = { + .bits = { + .pxx = IMX8MM_VPUH1_SW_Pxx_REQ, + .map = IMX8MM_VPUH1_A53_DOMAIN, + }, + .pgc = BIT(IMX8MM_PGC_VPUH1), + .keep_clocks = true, + }, + + [IMX8MM_POWER_DOMAIN_DISPMIX] = { + .bits = { + .pxx = IMX8MM_DISPMIX_SW_Pxx_REQ, + .map = IMX8MM_DISPMIX_A53_DOMAIN, + .hskreq = IMX8MM_DISPMIX_HSK_PWRDNREQN, + .hskack = IMX8MM_DISPMIX_HSK_PWRDNACKN, + }, + .pgc = BIT(IMX8MM_PGC_DISPMIX), + .keep_clocks = true, + }, + + [IMX8MM_POWER_DOMAIN_MIPI] = { + .bits = { + .pxx = IMX8MM_MIPI_SW_Pxx_REQ, + .map = IMX8MM_MIPI_A53_DOMAIN, + }, + .pgc = BIT(IMX8MM_PGC_MIPI), + }, }; static const struct imx_pgc_domain_data imx8mm_pgc_domain_data = { @@ -258,6 +402,36 @@ static const struct imx_pgc_domain imx8mn_pgc_domains[] = { }, .pgc = BIT(IMX8MN_PGC_OTG1), }, + + [IMX8MN_POWER_DOMAIN_GPUMIX] = { + .bits = { + .pxx = IMX8MN_GPUMIX_SW_Pxx_REQ, + .map = IMX8MN_GPUMIX_A53_DOMAIN, + .hskreq = IMX8MN_GPUMIX_HSK_PWRDNREQN, + .hskack = IMX8MN_GPUMIX_HSK_PWRDNACKN, + }, + .pgc = BIT(IMX8MN_PGC_GPUMIX), + .keep_clocks = true, + }, + + [IMX8MN_POWER_DOMAIN_DISPMIX] = { + .bits = { + .pxx = IMX8MN_DISPMIX_SW_Pxx_REQ, + .map = IMX8MN_DISPMIX_A53_DOMAIN, + .hskreq = IMX8MN_DISPMIX_HSK_PWRDNREQN, + .hskack = IMX8MN_DISPMIX_HSK_PWRDNACKN, + }, + .pgc = BIT(IMX8MN_PGC_DISPMIX), + .keep_clocks = true, + }, + + [IMX8MN_POWER_DOMAIN_MIPI] = { + .bits = { + .pxx = IMX8MN_MIPI_SW_Pxx_REQ, + .map = IMX8MN_MIPI_A53_DOMAIN, + }, + .pgc = BIT(IMX8MN_PGC_MIPI), + }, }; static const struct imx_pgc_domain_data imx8mn_pgc_domain_data = { @@ -268,7 +442,15 @@ static const struct imx_pgc_domain_data imx8mn_pgc_domain_data = { #endif #ifdef CONFIG_IMX8MP -static const struct imx_pgc_domain imx8mp_pgc_domains[] = { +static const struct imx_pgc_domain imx8mp_pgc_domains[19] = { + [IMX8MP_POWER_DOMAIN_MIPI_PHY1] = { + .bits = { + .pxx = IMX8MP_MIPI_PHY1_SW_Pxx_REQ, + .map = IMX8MP_MIPI_PHY1_A53_DOMAIN, + }, + .pgc = BIT(IMX8MP_PGC_MIPI1), + }, + [IMX8MP_POWER_DOMAIN_PCIE_PHY] = { .bits = { .pxx = IMX8MP_PCIE_PHY_SW_Pxx_REQ, @@ -293,6 +475,17 @@ static const struct imx_pgc_domain imx8mp_pgc_domains[] = { .pgc = BIT(IMX8MP_PGC_USB2), }, + [IMX8MP_POWER_DOMAIN_MEDIAMIX] = { + .bits = { + .pxx = IMX8MP_MEDIMIX_Pxx_REQ, + .map = IMX8MP_MEDIAMIX_A53_DOMAIN, + .hskreq = IMX8MP_MEDIAMIX_PWRDNREQN, + .hskack = IMX8MP_MEDIAMIX_PWRDNACKN, + }, + .pgc = BIT(IMX8MP_PGC_MEDIAMIX), + .keep_clocks = true, + }, + [IMX8MP_POWER_DOMAIN_HSIOMIX] = { .bits = { .pxx = IMX8MP_HSIOMIX_Pxx_REQ, @@ -329,6 +522,11 @@ static int imx8m_power_domain_on(struct power_domain *power_domain) u32 pgc; int ret; + if (pdata->count > 0) { /* Already on */ + pdata->count++; + return 0; + } + if (pdata->clk.count) { ret = clk_enable_bulk(&pdata->clk); if (ret) { @@ -373,6 +571,8 @@ static int imx8m_power_domain_on(struct power_domain *power_domain) if (!domain->keep_clocks && pdata->clk.count) clk_disable_bulk(&pdata->clk); + pdata->count++; + return 0; out_clk_disable: @@ -391,6 +591,13 @@ static int imx8m_power_domain_off(struct power_domain *power_domain) u32 pgc; int ret; + if (!pdata->count) { /* Already off */ + return 0; + } else if (pdata->count > 1) { + pdata->count--; + return 0; + } + /* Enable reset clocks for all devices in the domain */ if (!domain->keep_clocks && pdata->clk.count) { ret = clk_enable_bulk(&pdata->clk); @@ -439,6 +646,8 @@ static int imx8m_power_domain_off(struct power_domain *power_domain) if (pdata->has_pd) power_domain_off(&pdata->pd); + pdata->count--; + return 0; out_clk_disable: From patchwork Sun Jul 14 10:53:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3271 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id F196A40F59 for ; Sun, 14 Jul 2024 12:53:51 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-58c38bcd765sf2832055a12.1 for ; Sun, 14 Jul 2024 03:53:51 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954431; cv=pass; d=google.com; s=arc-20160816; b=DRSVbACRKwASikSgx6N5nHVv/odXjOupmGfcWG7VH4O4ewOSeMk5pDwTPlc6cWuYDM CTA+L3ZcPwPAUm60ClTVP0+nmF5kcksXP5WpGt+jAR++0a+jsCimyjCPWSTHCLFj0O+T HdhLhwYlJpKh2+FC7pPhuVMwkLH6USDu0slRjRGKaDEbEK+uNkgJJGBN/D3dKq220xNt wTWbmfQ62Z+1h1X646/g2ufIhpxmGARsRvFxBTnmHTcaEF21i5jiMIyeuglVvCzmun0H pCSKrJdf3yaJC50JwRs3r8hGepExJ45dI6WNMEjBA4sVGV6PljCL5y169+LszgZ3IJC4 KvSg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=EGw9hIRkwT3tSjEQ3nqYOOdBA4Irx2tY4/xRaMl3SAU=; fh=ZO7dSZJbHLOmuipokGi6R1JqlbzWYJE8Ae5ij3YAieA=; b=x39qtDm8l66uUZhZd1kGRzg8KFBSgnF6HmmeEqOiu9gTXBtCY8VhYzDDGh89igrYlx Mu/FEtycciUhIm4GPue3OH3OSL+0QaGYB34cDhAQZ72F1hl96hFYNJLzbLDPJpjNto4Z cfii8rFy/RFOhJ+7Zf8eY5N7n7yG2HhRTiO/Fy7i8Gd4aEIFjHCqJDJGo4iuMJwoCTDZ FXGe0KdfMJkhtl+za2rEGe4nHmk/WapR6TEpCywKVtfOIHDRRtJl8pv92Hx0Xqz3aDM4 DUXT5tI4FpPNTYsU53l/ETaF+/VFle19nf3LIyf+8gNE7iauU9+zyDBpliM5ioX/qmGg nq9w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EX8wjGj2; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954431; x=1721559231; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=EGw9hIRkwT3tSjEQ3nqYOOdBA4Irx2tY4/xRaMl3SAU=; b=LT2960y6e6jDQDHgK3MgGv4FPPSdFYGMMHlAq94rzWSpnErPPs/DIPmTdXurhHMMgs uzHckTgWAgkn4V1xutQsqptvp/e13DN6a32ORiIpGFZW8X2EbknmJNn1jLEvQizyrXYB VsyE7LYI/lU1LdmIBT6K5EkIYokPcOKyzX3Jc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954431; x=1721559231; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=EGw9hIRkwT3tSjEQ3nqYOOdBA4Irx2tY4/xRaMl3SAU=; b=N5ymOqQkOTT1fmOzNsBN5/zNpMMU1kIVSq/ScqeCQc6DrTYRmHBQ2+P/gStWKfVLAD unv3rpJMHcvnVXukf8XYVM9v2Qsf+PxDjJksvpzipibvzZYniSkhUR9jTL/q4NwvK8JI FNDKO85N5u+BvIi/tcaMCSLnEfME0l7qzgrhGIyJ2jgGsOsWLhIHXf70FESqT82tqCgX 9TXY3NADiLwkTZTFZ7XUNJZX3uqDpsx/BENz85Az5l7EbXOIAQca3VUzbLL9AsgFpTex CBDLDz6ZNTkkzkdzhvFKlx+WQ/u+TRARNi585mRFzWD+vDx6LifXOTZnZ4Pm51khl7fX 7J/Q== X-Forwarded-Encrypted: i=2; AJvYcCXyXmhnr7zs+qxVm7dLLEZHAKIDXXPHvCgiHEhfLgAPRnzz9sIG5a8qDidw8VjeLMf8XMb66MUtXqdi7js4Yvucwxz+OPngibcUxm7vGLJJICoedqDrpWso9C1vkA== X-Gm-Message-State: AOJu0YwJ+icsXMBPvSxK2z817zF9l1DtmLMGGUbRMixUs5KfKm5y5e0Z +OArjdmeNujw01bXVlhpN7LoofzB0gk37jTfPEUy79QCpuonFLfxEeYXouRex+b8dg== X-Google-Smtp-Source: AGHT+IE240XDufkOchU8YPJTTkuLGSiQ2VqX4+70eeAh0QFKjoa/a5Nvy0fAy+BR3Y8FllI/AfTn+A== X-Received: by 2002:a05:6402:1ec9:b0:582:774c:a6b6 with SMTP id 4fb4d7f45d1cf-594baa8bda6mr13387922a12.4.1720954431722; Sun, 14 Jul 2024 03:53:51 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:cc94:0:b0:57d:555d:8ddd with SMTP id 4fb4d7f45d1cf-59821cb87f6ls1720410a12.0.-pod-prod-02-eu; Sun, 14 Jul 2024 03:53:50 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVE9v8m/4Mw5OM9hiGp6h+c4yOaLYmIepB0u9rH5cqfrq3wuAjzCfBT8fj6YY2Ic2qPggZ0ddLszZ+8ZQ6YapM96p+ZFtzLXkeGkBT6FiOkZAM3 X-Received: by 2002:a17:907:9715:b0:a77:ab40:6d7f with SMTP id a640c23a62f3a-a780b6ffdb0mr1386055666b.43.1720954429938; Sun, 14 Jul 2024 03:53:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954429; cv=none; d=google.com; s=arc-20160816; b=MEKmK8Ob1pWZJw0H48EUH5MjtZGH4H0UC4hMsxsin8F1YAp/QHQ3NZRGTiFffLgnB6 mQTjI80uEjrbgLEHMGhYw+PcQgAOpSRvN098ZwP7hodP5S9MCA2bsgq3sEkJBDo0urAb u0eVSV1O74RDxSGg8xA9wL0R1cQQhwavipDtP62Y4J0I+KoDz9e09m1x6vA2ENHYWmha W2pibSlwZJ+SLUn+mHKkZu0WNLGRUUMN90s2RVZHeZ3Q6GiDKuaY5XlPKh5P8Z8FyHC5 tslyOvNu/w5WnOy4bsGNlivXAQCY8W+Xq5TCrkT0HJrJPOTMdGNORRCljw4jGMoJkykh u2sA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Z3W0hoRpyMm4WoJgMyNV8HWNsiT1Mc0t5TiaWe9taTw=; fh=yU0D5XNaVo+MKfieG0dDZL1bLM9KMVsHYJdfeGwMpc8=; b=wWKTaDdR4ik/lK9HvCyfb2fwizXHd8VKPtvape80B+sDyA0Lv6KUtiAIefEMKa4Z6h CJMv9Ny4+dXJljtpQVbJM6bRxuEbK2DYDzIbgpb7kMmpnATj+qfrw5wR1hextuQ+WSy1 JrC98L1M8gEcC3dJWlwNPs6eTn/e3KiE+61Qs4f2gIRUwOmYdBMP4vCU1BjtsV+SLyBP MLLrf3UxjgKcGzKztjQ094BtzU+33tpR6IfLP1+ilh17MJE9qcZk6Kvg5RxW0ibVlhhU A8ChdJisywwOApBL/p4ZMo+OeawMW1d9Nxev3ocy2+wSbtDv5R0qaXoNuMrNVxcm3qR2 jS6Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EX8wjGj2; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc887596sor48116366b.10.2024.07.14.03.53.49 for (Google Transport Security); Sun, 14 Jul 2024 03:53:49 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCWYZ6ptTvP0S/dja9foszxy6xSmFI37oGVWeCg87YbONUnyGMO7YAzeuB//dAVhKuHhFaaImtBtLl5HsqPm8MIi7hqLlDfFUOp3GhWbpIRLi/fu X-Received: by 2002:a17:906:480d:b0:a77:c364:c4eb with SMTP id a640c23a62f3a-a780b6b164cmr1041341966b.20.1720954429485; Sun, 14 Jul 2024 03:53:49 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:49 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 14/25] video: Add video link framework Date: Sun, 14 Jul 2024 12:53:17 +0200 Message-ID: <20240714105328.35825-14-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EX8wjGj2; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The video link framework bases a port-endpoint gragh in DTB to connect the video components in uclass like: video, display, bridge, and panel. Using the port-endpoint gragh, we manage multiple video link and user can select one of them for splash screen. Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- common/stdio.c | 4 + drivers/video/Kconfig | 6 + drivers/video/Makefile | 1 + drivers/video/bmp.c | 11 +- drivers/video/video_link.c | 533 +++++++++++++++++++++++++++++++++++++ include/video_link.h | 19 ++ 6 files changed, 573 insertions(+), 1 deletion(-) create mode 100644 drivers/video/video_link.c create mode 100644 include/video_link.h diff --git a/common/stdio.c b/common/stdio.c index a61220ce4b..66360c97ed 100644 --- a/common/stdio.c +++ b/common/stdio.c @@ -17,6 +17,7 @@ #include #include #include +#include #include #include #include @@ -340,6 +341,9 @@ int stdio_add_devices(void) struct udevice *vdev; int ret; + if (IS_ENABLED(CONFIG_VIDEO_LINK)) + video_link_init(); + if (!IS_ENABLED(CONFIG_SYS_CONSOLE_IS_IN_ENV)) { for (ret = uclass_first_device_check(UCLASS_VIDEO, &vdev); diff --git a/drivers/video/Kconfig b/drivers/video/Kconfig index 7808ae7919..d2432d67a4 100644 --- a/drivers/video/Kconfig +++ b/drivers/video/Kconfig @@ -798,6 +798,12 @@ config VIDEO_SEPS525 source "drivers/video/zynqmp/Kconfig" source "drivers/video/nexell/Kconfig" +config VIDEO_LINK + bool "Enable video link framework support" + help + This option enables a video link framework basing on port-endpoint graph + to connect video components. + config CONSOLE_SCROLL_LINES int "Number of lines to scroll the console by" default 1 diff --git a/drivers/video/Makefile b/drivers/video/Makefile index f3f70cd04a..9fd3645994 100644 --- a/drivers/video/Makefile +++ b/drivers/video/Makefile @@ -27,6 +27,7 @@ obj-$(CONFIG_$(SPL_TPL_)SIMPLE_PANEL) += simple_panel.o obj-$(CONFIG_VIDEO_LOGO) += u_boot_logo.o obj-$(CONFIG_$(SPL_TPL_)BMP) += bmp.o +obj-$(CONFIG_VIDEO_LINK) += video_link.o endif obj-$(CONFIG_BACKLIGHT_LM3533) += lm3533_backlight.o diff --git a/drivers/video/bmp.c b/drivers/video/bmp.c index 291ed36440..3ac835d45d 100644 --- a/drivers/video/bmp.c +++ b/drivers/video/bmp.c @@ -17,6 +17,7 @@ #include #include #include +#include #include /* @@ -124,7 +125,15 @@ int bmp_display(ulong addr, int x, int y) } addr = map_to_sysmem(bmp); - ret = uclass_first_device_err(UCLASS_VIDEO, &dev); + if (IS_ENABLED(CONFIG_VIDEO_LINK)) { + dev = video_link_get_video_device(); + if (!dev) + ret = -ENODEV; + else + ret = 0; + } else { + ret = uclass_first_device_err(UCLASS_VIDEO, &dev); + } if (!ret) { bool align = false; diff --git a/drivers/video/video_link.c b/drivers/video/video_link.c new file mode 100644 index 0000000000..52d37e8230 --- /dev/null +++ b/drivers/video/video_link.c @@ -0,0 +1,533 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2020 NXP + * + */ + +#include +#include + +#include +#include +#include +#include +#include +#include +#include +#include + +struct of_endpoint { + unsigned int port; + unsigned int id; + ofnode local_node; +}; + +#define MAX_LINKS 3 +#define MAX_LINK_DEVICES 5 + +struct video_link { + struct udevice *link_devs[MAX_LINK_DEVICES]; + int dev_num; +}; + +struct video_link video_links[MAX_LINKS]; +struct video_link temp_stack; +ulong video_links_num = 0; +ulong curr_video_link = 0; +bool video_off = false; + +ofnode ofnode_get_child_by_name(ofnode parent, const char *name) +{ + ofnode child; + const char *child_name; + + for (child = ofnode_first_subnode(parent); + ofnode_valid(child); + child = ofnode_next_subnode(child)) { + + child_name = ofnode_get_name(child); + + if (!strncmp(child_name, name, strlen(name))) { + break; + } + + } + return child; +} + +ofnode ofnode_graph_get_next_endpoint(ofnode parent, + ofnode prev) +{ + ofnode endpoint; + ofnode port; + const char *name; + + + if (!ofnode_valid(prev)) { + ofnode node; + + node = ofnode_find_subnode(parent, "ports"); + if (ofnode_valid(node)) + parent = node; + + port = ofnode_get_child_by_name(parent, "port"); + if (!ofnode_valid(port)) { + debug("no port node found in 0x%lx\n", parent.of_offset); + return ofnode_null(); + } + + endpoint = ofnode_first_subnode(port); + if (ofnode_valid(endpoint)) { + debug("get next endpoint %s\n", ofnode_get_name(endpoint)); + return endpoint; + } + } else { + port = ofnode_get_parent(prev); + endpoint = ofnode_next_subnode(prev); + if (ofnode_valid(endpoint)) { + debug("get next endpoint %s\n", ofnode_get_name(endpoint)); + return endpoint; + } + } + + debug("port %s\n", ofnode_get_name(port)); + + while (1) { + do { + port = ofnode_next_subnode(port); + if (!ofnode_valid(port)) + return ofnode_null(); + + name = ofnode_get_name(port); + } while (strncmp(name, "port", 4)); + + /* + * Now that we have a port node, get the next endpoint by + * getting the next child. If the previous endpoint is NULL this + * will return the first child. + */ + endpoint = ofnode_first_subnode(port); + if (ofnode_valid(endpoint)) { + debug("get next endpoint %s\n", ofnode_get_name(endpoint)); + return endpoint; + } + } + + return ofnode_null(); +} + +#define for_each_endpoint_of_node(parent, child) \ + for (child = ofnode_graph_get_next_endpoint(parent, ofnode_null()); ofnode_valid(child); \ + child = ofnode_graph_get_next_endpoint(parent, child)) + + +int ofnode_graph_get_endpoint_count(ofnode node) +{ + ofnode endpoint; + int num = 0; + + for_each_endpoint_of_node(node, endpoint) + num++; + + return num; +} + +int ofnode_graph_parse_endpoint(ofnode node, + struct of_endpoint *endpoint) +{ + ofnode port_node = ofnode_get_parent(node); + + memset(endpoint, 0, sizeof(*endpoint)); + + endpoint->local_node = node; + /* + * It doesn't matter whether the two calls below succeed. + * If they don't then the default value 0 is used. + */ + ofnode_read_u32(port_node, "reg", &endpoint->port); + ofnode_read_u32(node, "reg", &endpoint->id); + + return 0; +} + +ofnode ofnode_graph_get_endpoint_by_regs( + const ofnode parent, int port_reg, int reg) +{ + struct of_endpoint endpoint; + ofnode node; + + for_each_endpoint_of_node(parent, node) { + ofnode_graph_parse_endpoint(node, &endpoint); + if (((port_reg == -1) || (endpoint.port == port_reg)) && + ((reg == -1) || (endpoint.id == reg))) { + debug("get node %s\n", ofnode_get_name(node)); + + return node; + } + } + + return ofnode_null(); +} + +ofnode ofnode_graph_get_remote_endpoint(ofnode node) +{ + ofnode remote; + u32 phandle; + int ret; + + ret = ofnode_read_u32(node, "remote-endpoint", &phandle); + if (ret) { + printf("required remote-endpoint property isn't provided\n"); + return ofnode_null(); + } + + remote = ofnode_get_by_phandle(phandle); + if (!ofnode_valid(remote)) { + printf("failed to find remote-endpoint\n"); + return ofnode_null(); + } + + return remote; +} + +ofnode ofnode_graph_get_port_parent(ofnode node) +{ + unsigned int depth; + + if (!ofnode_valid(node)) + return ofnode_null(); + + /* + * Preserve usecount for passed in node as of_get_next_parent() + * will do of_node_put() on it. + */ + + /* Walk 3 levels up only if there is 'ports' node. */ + for (depth = 3; depth && ofnode_valid(node); depth--) { + node = ofnode_get_parent(node); + const char *name = ofnode_get_name(node); + if (depth == 2 && strcmp(name, "ports")) + break; + } + return node; +} + +ofnode ofnode_graph_get_remote_port_parent(ofnode node) +{ + ofnode np, pp; + + /* Get remote endpoint node. */ + np = ofnode_graph_get_remote_endpoint(node); + + pp = ofnode_graph_get_port_parent(np); + + return pp; +} + +int find_device_by_ofnode(ofnode node, struct udevice **pdev) +{ + int ret; + + if (!ofnode_is_enabled(node)) + return -2; + + ret = uclass_find_device_by_ofnode(UCLASS_DISPLAY, node, pdev); + if (!ret) + return 0; + + ret = uclass_find_device_by_ofnode(UCLASS_DSI_HOST, node, pdev); + if (!ret) + return 0; + + ret = uclass_find_device_by_ofnode(UCLASS_VIDEO_BRIDGE, node, pdev); + if (!ret) + return 0; + + ret = uclass_find_device_by_ofnode(UCLASS_PANEL, node, pdev); + if (!ret) + return 0; + + return -1; +} + +static void video_link_stack_push(struct udevice *dev) +{ + if (temp_stack.dev_num < MAX_LINK_DEVICES) { + temp_stack.link_devs[temp_stack.dev_num] = dev; + temp_stack.dev_num++; + } +} + +static void video_link_stack_pop(void) +{ + if (temp_stack.dev_num > 0) { + temp_stack.link_devs[temp_stack.dev_num] = NULL; + temp_stack.dev_num--; + } +} + +static int duplicate_video_link(void) +{ + if (video_links_num < MAX_LINKS) { + video_links[video_links_num] = temp_stack; + video_links_num++; + + debug("duplicate links num %lu, temp_stack num %d\n", + video_links_num, temp_stack.dev_num); + return 0; + } + + return -ENODEV; +} + +static void video_link_add_node(struct udevice *peer_dev, struct udevice *dev, ofnode dev_node) +{ + int ret = 0; + ofnode remote, endpoint_node; + struct udevice *remote_dev; + bool find = false; + + debug("endpoint cnt %d\n", ofnode_graph_get_endpoint_count(dev_node)); + + video_link_stack_push(dev); + + for_each_endpoint_of_node(dev_node, endpoint_node) { + remote = ofnode_graph_get_remote_port_parent(endpoint_node); + if (!ofnode_valid(remote)) + continue; + + debug("remote %s\n", ofnode_get_name(remote)); + ret = find_device_by_ofnode(remote, &remote_dev); + if (!ret) { + debug("remote dev %s\n", remote_dev->name); + + if (peer_dev && peer_dev == remote_dev) + continue; + + /* it is possible that ofnode of remote_dev is not equal to remote */ + video_link_add_node(dev, remote_dev, remote); + + find = true; + } + } + + /* leaf node or no valid new endpoint, now copy the entire stack to a new video link */ + if (!find) { + ret = duplicate_video_link(); + if (ret) + printf("video link is full\n"); + } + + video_link_stack_pop(); +} + +struct udevice *video_link_get_next_device(struct udevice *curr_dev) +{ + int i, ret; + + if (video_off) + return NULL; + + if (curr_video_link >= video_links_num) { + printf("current video link is not correct\n"); + return NULL; + } + + for (i = 0; i < video_links[curr_video_link].dev_num; i++) { + if (video_links[curr_video_link].link_devs[i] == curr_dev) { + if ((i + 1) < video_links[curr_video_link].dev_num) { + ret = device_probe(video_links[curr_video_link].link_devs[i + 1]); + if (ret) { + printf("probe device is failed, ret %d\n", ret); + return NULL; + } + + return video_links[curr_video_link].link_devs[i + 1]; + } else { + debug("fail to find next device, already last one\n"); + return NULL; + } + } + } + + return NULL; +} + +struct udevice *video_link_get_video_device(void) +{ + int ret; + if (video_off) + return NULL; + + if (curr_video_link >= video_links_num) + return NULL; + + if (video_links[curr_video_link].dev_num == 0) + return NULL; + + ret = device_probe(video_links[curr_video_link].link_devs[0]); + if (ret) { + printf("probe video device failed, ret %d\n", ret); + return NULL; + } + + return video_links[curr_video_link].link_devs[0]; +} + +int video_link_get_display_timings(struct display_timing *timings) +{ + int i = 0; + int ret; + struct udevice *dev; + + if (video_off) + return -EPERM; + + if (curr_video_link >= video_links_num) + return -ENODEV; + + if (video_links[curr_video_link].dev_num == 0) + return -ENODEV; + + for (i = video_links[curr_video_link].dev_num - 1; i >= 0 ; i--) { + dev = video_links[curr_video_link].link_devs[i]; + if (device_get_uclass_id(dev) == UCLASS_PANEL) { + ret = device_probe(video_links[curr_video_link].link_devs[i]); + if (ret) { + printf("fail to probe panel device %s\n", dev->name); + return ret; + } + + ret = panel_get_display_timing(dev, timings); + if (ret) { + ret = ofnode_decode_display_timing(dev_ofnode(dev), 0, timings); + if (ret) { + printf("fail to get panel timing %s\n", dev->name); + return ret; + } + } + + return 0; + } else if (device_get_uclass_id(dev) == UCLASS_DISPLAY || + device_get_uclass_id(dev) == UCLASS_VIDEO) { + + ret = ofnode_decode_display_timing(dev_ofnode(dev), 0, timings); + if (!ret) + return 0; + } + } + + return -EINVAL; +} + +static void list_videolink(bool current_only) +{ + ulong index = 0; + int j; + bool match; + + /* dump the link */ + debug("video link number: %lu\n", video_links_num); + + for (index = 0; index < video_links_num; index ++) { + match = false; + if (curr_video_link == index) + match = true; + else if (current_only) + continue; + + printf("[%c]-Video Link %lu", (match)? '*':' ', index); + + if (match) { + struct udevice *video_dev = video_link_get_video_device(); + if (video_dev) { + printf(" (%u x %u)", video_get_xsize(video_dev), + video_get_ysize(video_dev)); + } + } + + printf("\n"); + + for (j = 0; j < video_links[index].dev_num; j++) { + printf("\t[%d] %s, %s\n", j, video_links[index].link_devs[j]->name, + dev_get_uclass_name(video_links[index].link_devs[j])); + } + } +} + +static int do_videolink(struct cmd_tbl * cmdtp, int flag, int argc, char * const argv[]) +{ + char cmd = 'l'; + int ret = 0; + + if (argc > 1) + cmd = argv[1][0]; + + switch (cmd) { + case 'l': /* list */ + list_videolink(false); + break; + default: + ret = CMD_RET_USAGE; + break; + } + + return ret; +} + +int video_link_init(void) +{ + struct udevice *dev; + ulong env_id; + int off; + memset(&video_links, 0, sizeof(video_links)); + memset(&temp_stack, 0, sizeof(temp_stack)); + + for (uclass_find_first_device(UCLASS_VIDEO, &dev); + dev; + uclass_find_next_device(&dev)) { + + video_link_add_node(NULL, dev, dev_ofnode(dev)); + } + + if (video_links_num == 0) { + printf("Fail to setup video link\n"); + return -ENODEV; + } + + /* Read the env variable for default video link */ + off = env_get_yesno("video_off"); + if (off == 1) { + video_off = true; + return 0; + } + + env_id = env_get_ulong("video_link", 10, 0); + if (env_id < video_links_num) + curr_video_link = env_id; + + list_videolink(true); + + return 0; +} + +int video_link_shut_down(void) +{ + struct udevice *video_dev = video_link_get_video_device(); + + if (video_dev) + device_remove(video_dev, DM_REMOVE_NORMAL); + + return 0; +} + +#ifdef CONFIG_SYS_LONGHELP +static char video_link_help_text[] = + "list \n" + " - show video link info, set video_link variable to select link"; +#endif + +U_BOOT_CMD( + videolink, 5, 1, do_videolink, + "list and select video link", video_link_help_text +); diff --git a/include/video_link.h b/include/video_link.h new file mode 100644 index 0000000000..5350bfa9e9 --- /dev/null +++ b/include/video_link.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright 2020 NXP + */ + +#ifndef __VIDEO_LINK +#define __VIDEO_LINK + +int video_link_init(void); + +int video_link_shut_down(void); + +struct udevice *video_link_get_next_device(struct udevice *curr_dev); + +struct udevice *video_link_get_video_device(void); + +int video_link_get_display_timings(struct display_timing *timings); + +#endif From patchwork Sun Jul 14 10:53:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3272 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E06AC412C7 for ; Sun, 14 Jul 2024 12:53:52 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-59980727364sf2005632a12.3 for ; Sun, 14 Jul 2024 03:53:52 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954432; cv=pass; d=google.com; s=arc-20160816; b=YQKqH1D6o/v92DfPw/f8/m80pz21O7OK7Ut/rrOpWboxaiqNTkzeAoUy7DoltKxItQ 2bImWqFL8SHDr7HgdLD5t7U4ZdlIY96dSuczi4o5AmjThcPZzkzk4W6jsFJglA/ltvCx KCaIMf5zG1QP4F4rBzgzS9Vobpn8K8h2pFRFzR9UGCuNAJiEn+5Yw1d6pve/ZZ8d7WLZ Tgtl7h/n8jad9GUrbPblhwuFx+Go/ABH92ItW9Xh888cp7ngaUxiOZ4C1yhxePiJ/EIb CNg23qLpxHLXtPI2MnXAQfafSvTy7Q8+hfZTKj6VwUDvvykmsFscDHs4V1kULWOGccil q6fw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MRXg1fUr7XdBl6XUJ6jNsXS8plF3TvfQ6XYHmhnROGg=; fh=JldH8uILYkCjO2dg/MPj8UToyaA8od5AGTKxaBgglkE=; b=zBerSNSpHLpOVfozaCm7fO9aKszmuBZ0YeJExPpqe78JP4F4XHPynweLCCzQll4Wrb F1YbvbPfDFi2NVJMoazQwXcwn5WESNuu8CtdwvcgipRATuaRzDGPmfcCaFlJOxguYDzX hF/nqniuWQh3NvLbgaCUI6dVw/zXVv5U5Zkx4LUDw7/o+0j6ZGIjuHtYOGaBNzB209ws OUAEKcGo/ZQkmQcNZAhTtDXGWYENX3Tq4L4WfnN0ZLTGRVh4DhHcODxzObcucEAEcWGU kIqf9POB1MwgtOqUCfPMM3SRAFldMbzlmVDRgxq0aZacde0TzJKw/WLvYkzpEitcpBQZ gUhA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=maV41oE5; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954432; x=1721559232; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=MRXg1fUr7XdBl6XUJ6jNsXS8plF3TvfQ6XYHmhnROGg=; b=GOyaemLdEInPQj/k6kpBsYRiwNwah+gGue6tuQWSPzP9yxmbdis8M4Fc3CMcakY0Jy Tgo43j5cXr/YyQoRorDRy/HqC5G8PVSzbb3rZXjZx++vscPqtrx9Y2+Itc678QV1tdTx AC80P5nT41PwmeStCnkXRBLMJnvuvV7aSt7Vk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954432; x=1721559232; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MRXg1fUr7XdBl6XUJ6jNsXS8plF3TvfQ6XYHmhnROGg=; b=bVGUGLG/FglZUcvDhUJdxf8QaWfUL+rIVtDl3TsjPv3VHEBJcDlFwIQGXcJnElLIWO juCiQRRmu7tQ/SXR8wvvex0XjbcYOgX2RLUFF3YGHSqeXDOT7qbuSJNWQJglsltHIg4z H8qT2FvqJ9jtExZkbciG3jncBiYwOHsU/vD/+23N6UlkJ5YUIf/OLg48D7cfjGeBrGfI oDP9QldezVkTQiC4Fo+WH/UULa6KlMz4vEYmziUehlg+OETFKXAswOBb6ot/YFi3zB0U mTLCtcChPcOi9bQdWscOiRwW9ijPqeC3WGkYj2oJsXDLRg2YYVcW5546HcgvIpl7cYNl +q+Q== X-Forwarded-Encrypted: i=2; AJvYcCXEFBtrUpKMweDJ0TM8fL8QCr4q7ap/T3h6cNto43Bq5diftYseNm2OLxUrEgk2O2QmwrXulrEQuEemf0IlQKsujlH9W0Q2IZPY1YJwbjnhVai4rr/Ov/eBz1SDNA== X-Gm-Message-State: AOJu0YyQZ3ZZ/f465zk5E2gAeAdP/yxzwNY+FXV3ke5sWsyAkaTrUKG2 T1Jj5vLHR4BwFprAa5Bw9T+62EqKE1WFP4NVniy3VVBOLXgyxCoL+9waMqHhZJ0mBw== X-Google-Smtp-Source: AGHT+IGgwRfE2tezbAVPRBD+h0DVlIFCrxRMEBmXPqFtiNC8w6FxWJsQ05TCTCY81MtY86V9y1meyg== X-Received: by 2002:a05:6402:40cf:b0:58f:4420:8167 with SMTP id 4fb4d7f45d1cf-594baf87996mr12449587a12.14.1720954432667; Sun, 14 Jul 2024 03:53:52 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:4309:b0:599:9a12:f5cc with SMTP id 4fb4d7f45d1cf-5999a12f8e2ls988303a12.1.-pod-prod-06-eu; Sun, 14 Jul 2024 03:53:51 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVKyA92TyLuf1DvSlVErBZJGuXCMjcnsedaOLNabbB3obywQs9xyK8p3WIP0zZ8+I6RwO/guVb+S1On8EskYrW9J8LIy21SZhZyFDJhUOlEJb53 X-Received: by 2002:a17:906:f189:b0:a77:cca9:b216 with SMTP id a640c23a62f3a-a780b6fd816mr1044592266b.33.1720954431103; Sun, 14 Jul 2024 03:53:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954431; cv=none; d=google.com; s=arc-20160816; b=OjbltOsLEyr8am3qWHWvxW4HhI+ZB0BXfSkE4w3zkBWj8x8j4bSo4LIstyeITfAchH qJWwvMJHZu/K54iKL5ElUgxkSYsW//Y/N07NEBOdn5LI8rdF2rGVcMB+iYW4J3hvewLa c8et9yU3GyqspNRk8DT9QeVzm1GNG5CYMw2hBuLX/Zmwwb1wq7zOGVL3SW2qqYz4Lm7e lKgbgQcKg1OO9rMVIldBF/DKgKxgaf/kApaps1e+kvdw5l7kh/UDgWRrDZ8lJix4sW8c +Gu87sfiWq3ixt/c6vuDn6FuVRuMSP/M0Lk9h0LSLMm4S75mVJ1Qo0zgDnDepSLJIEM1 7/AQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=TTOWBx8DMPu8LybIgtKiJrsWkTkUWek75Fh0Xk6RnBA=; fh=t185EEbZPOBft5AenbtIrteyecWFCMqDfm2+GQYe+zA=; b=xG+YNKl2p0TlxmKzkeFwRepMqX5qU9ZM8R8RqtaASHbJeMaDhP8ZMji5dz+ksRPglq nZFy8KVlFR1jv9WfBsFKC/UJwaLfaKkkBrJviIbCQAHH9iZMtth6Zwsl+wWiwXdIS3Lu LlOdA7RC18h7GuPjgpV1uQWyUrfqGeWynitEklsQP96Jzm0OrP6SylE3mdZ45Eo9/Yi4 ObawGZjWorT+wWvMUFhmBe0zjzkqKrbZQCs2UfvCynYjh62JvNmAL/Bt4GstVEqgwHc+ WoDU8uDG6dEq8rmBnSgnQ4UHoRlVbxoP7o3nSvftKrqzkVsKEkO8uzkgQKK+aRgCWrE/ Pz2A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=maV41oE5; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc56f591sor26764566b.3.2024.07.14.03.53.51 for (Google Transport Security); Sun, 14 Jul 2024 03:53:51 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCW7hFyQe0F9T4+ITJSRm8LHbWoRpToYoGGYd3nOKmpJxu0vPVlZdcPpDa6NmJH2Vowe0I+sXGdZBv5LUhjKjtX3enOZY8p/9ln6E1lyYjQB9xVi X-Received: by 2002:a17:907:7759:b0:a77:c364:c4f1 with SMTP id a640c23a62f3a-a780b705189mr1020960666b.46.1720954430684; Sun, 14 Jul 2024 03:53:50 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:50 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 15/25] video: bridge: Add check_timing interface Date: Sun, 14 Jul 2024 12:53:18 +0200 Message-ID: <20240714105328.35825-15-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=maV41oE5; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add new interface check_timing to video bridge uclass. For bridge device who may update timing needs to implement the callback. So host device can sync the timing with the bridge. Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- drivers/video/bridge/video-bridge-uclass.c | 10 ++++++++++ include/video_bridge.h | 20 ++++++++++++++++++++ 2 files changed, 30 insertions(+) diff --git a/drivers/video/bridge/video-bridge-uclass.c b/drivers/video/bridge/video-bridge-uclass.c index 2084a2e03e..7432107238 100644 --- a/drivers/video/bridge/video-bridge-uclass.c +++ b/drivers/video/bridge/video-bridge-uclass.c @@ -48,6 +48,16 @@ int video_bridge_check_attached(struct udevice *dev) return ops->check_attached(dev); } +int video_bridge_check_timing(struct udevice *dev, struct display_timing *timing) +{ + struct video_bridge_ops *ops = video_bridge_get_ops(dev); + + if (ops->check_timing) + return ops->check_timing(dev, timing); + + return 0; +} + int video_bridge_read_edid(struct udevice *dev, u8 *buf, int buf_size) { struct video_bridge_ops *ops = video_bridge_get_ops(dev); diff --git a/include/video_bridge.h b/include/video_bridge.h index 3b429eac57..8b71b04a11 100644 --- a/include/video_bridge.h +++ b/include/video_bridge.h @@ -44,6 +44,17 @@ struct video_bridge_ops { */ int (*check_attached)(struct udevice *dev); + /** + * check_timing() - check if the timing need update after the bridge device attached + * + * This method is optional - if not provided then return 0 + * + * @dev: Device to check + * @active: The timing to be checked and updated + * Return: 0 if OK, -ve on error + */ + int (*check_timing)(struct udevice *dev, struct display_timing *timing); + /** * set_backlight() - Set the backlight brightness * @@ -98,6 +109,15 @@ int video_bridge_set_active(struct udevice *dev, bool active); */ int video_bridge_check_attached(struct udevice *dev); +/** + * check_timing() - check if the timing need update after the bridge device attached + * + * @dev: Device to check + * @active: The timing to be checked and updated + * Return: 0 if OK, -ve on error + */ +int video_bridge_check_timing(struct udevice *dev, struct display_timing *timing); + /** * video_bridge_read_edid() - Read information from EDID * From patchwork Sun Jul 14 10:53:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3273 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4DE3C4135D for ; Sun, 14 Jul 2024 12:53:54 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-57d5467c427sf3576900a12.0 for ; Sun, 14 Jul 2024 03:53:54 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954434; cv=pass; d=google.com; s=arc-20160816; b=UztI5yWxNpdgaO6+s+BUwu1AlLXDwWxOjFsHk9xLesBWCG50yw0vjJpmTAQQOrB5WR 2cDBpW35gbw1/IgBNICn7JahPz8Fwcc3gCYc4mzH/mWRM2yGEUFD2H4TKirc0KOe2Reo OF3Yyp6JRplfCFZjmRGNo3et1ltASwrsbihAxUv2GbCLTNfocCNQS343ih5zg7K/3bxG vye0lJo/4otyKwMaoAuxq2neH93PFLJuCmMTbvpUdZN8CWPr3qs9iT89CWt96EhipV13 U9GA6YrhwNdhSOW4zMaMZWaszkQ6vyXlY2zmxspHfPWgnF148q3NNqKj3pKAj0x95c41 8/xw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=4xfP90RdggRJLNG0N6//LJOQdFV/TURb60b9BTLPZ64=; fh=e6bRsGJVcXfjBTgXrkzC7/YVbEkZUkaaE87p77eG2LQ=; b=1K1kz4EC9+5jwXpXFNi5yYZwWGBdbMHOBmH4HwJm4lX2y+jWAA4HU1HbudeGZ/g3Qh ldbxEVGzuaZPBwojbqGJ5MJiJvBspm9znQxpu573ix/0REIt7XY0F59c7jwcvXci0OyU TJyenN0scnpe2R8Gnu1npPvDwKP1DVa4HvC+UtlfaT0loejItlgmBAPLT4lY5qBB2t6U XJ6Be+4/1ss1j87a8cpJ84Uo9+42+26gANosA2t5z6e82+gYJaw5vZ68C5YPApsAyFRG MyXaet+rz8uhEEorgVymkrBGxbQXAAC4nzJAfw2ZFxnkY9IVcPujcP/2yMKML3LSqKq1 pSKA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QVbAZOGJ; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954434; x=1721559234; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=4xfP90RdggRJLNG0N6//LJOQdFV/TURb60b9BTLPZ64=; b=g/zeyhXLuBJCddOHmsUrCHFNQWBBX71LuulW5Px6uHVQ39Fv4pcdKzcL/wHFyx6Qcg 7F4iK9SnKT06OGCa13AuDeba88i+NDvyi+IxpkX0X/mjR8ZaK/jMCfcYiZIVQelE7k3+ Ux83nWJ0PaeQ4YI5c0CWK6akVrjriqqLRjLks= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954434; x=1721559234; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=4xfP90RdggRJLNG0N6//LJOQdFV/TURb60b9BTLPZ64=; b=j1U1rQ7UJHQlgC7ULYOi+EulWFnGygM3PsSMfhSBtGs3miOyFT2pUq9xL8Y/2+ViXE 48COFQ/QP+sEydK80/umSX9UubfFarHIiEYPznFpjg5JO0Ilkl7/LYOcDkGVP2tbCknN Al+aIyEG0OdMx4AS1Cg7Fve3enZpBR17pAeUuccyqVNMSty4TA/myEfjTbSNY16oNuhv EDtEt7D8277L5su2P7KTpyELI5jCuvA4FLwHeYqvF3Og5PB6ghNCXpxSjGDZngbguofV 4seqHy+aWDnNCyoaDESLfT+QLOGNc0zd8mrQ5Yd06WL5Iq7qNxW5FjkQSXzL9LFJ2KFb lnLA== X-Forwarded-Encrypted: i=2; AJvYcCVzsmyEtZCK7kLDzH8WksewR4d0zTmMPgjyg8Zc3CQWugliZcbe+ZCKY5t8Jx0ml4nVdhvevRhWA9IdORPEwlWNGTdwDdk+6O/KijX+tpndzAjQ3OtmhcmFFo+XMQ== X-Gm-Message-State: AOJu0Yzxq9ibF2lAsfMXPfBGfTyVL1UqYKn3pi8YRRuLW0lDpabDpzeT qJpHs5O4wuGfA7LBrh+pp7teYZaFm9H0GCjwvA/TI8Lo2Dqum1PHwZ4aBWipT9cS1i2GhpF2BA= = X-Google-Smtp-Source: AGHT+IHqOLw+dl3EnWsXzzkYoTdMQzhDmV00r8QTRbAD0slg40QMtHjIdXTtlh1REzVPYA/JN7avkw== X-Received: by 2002:a05:6402:40cf:b0:58f:4420:8167 with SMTP id 4fb4d7f45d1cf-594baf87996mr12449617a12.14.1720954433941; Sun, 14 Jul 2024 03:53:53 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:42d3:b0:599:a982:4a54 with SMTP id 4fb4d7f45d1cf-599a9824c5als1045782a12.2.-pod-prod-06-eu; Sun, 14 Jul 2024 03:53:52 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWxuOAElOdN/EvN8BTiPBzCFJswjdJwZoapUk79rBenGh5w+yy8ngQonbbrhw+uvdfCJepGcjqOho/rLgdJELA3X5pCW9T43+WX9Ikdn+AsDQv0 X-Received: by 2002:a17:907:7284:b0:a77:e48d:bb4 with SMTP id a640c23a62f3a-a780b6887a1mr1482094566b.13.1720954432212; Sun, 14 Jul 2024 03:53:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954432; cv=none; d=google.com; s=arc-20160816; b=jsMySPVCrYx5w+T/K0qAkG3RmvUg1BImRPAwPdakimtUlGTBuL/OSkttzTgpWM4wSU cL2CV+z7FqNfgEAocDN6RzRA3UyW+/cSavcdquQ/EeUQSFfJeXzUxCpX2qbBgXK95Uls fvH2jAwU7lGRALbEgPQBTblfDXBluLr/s+cDdZGfo+rHhAluwPc3A4NTVQqL7EL6bgpA NrOa2qPjt3SCNvOQAOHWab4yargQJtfux4ZIKX8lyiNoqq/T39LWc/NqbUGa6p7IITRL U7ApUFVgmEZz65Ruk0fdBcynNV1oODNcgo5D4E6aM2Zd5yrksZ2ZVJdUNsqlP5Q2GDoE H07A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=YxMxmC45u6BRcdQ8JSeIqRT2MubiYL3G2YLSKPpcuPk=; fh=cM7td8eUjzVmybdrVNWyJke0z4QWZw4IJwH1EDCVViU=; b=XyeR4mBL3Q1FSJ2QSGxSIyRXHG/2hllqAlJnSks4M2HYQyf2JYE/38Kq8lnA+L0+ja eHdGFyv+h2QiuJF+jjTRCLPxDBAVd24+ZsXyWvZsh6jUPlXQSNPA0v59LE5/rqOLCzNb cbk1jl8z/hBT8RqoWKRzZl/3fvdvti++MCaGUfUwwYv38PLihSsBN6dvtwzivdAmJlpX DmlmOG7JazTNfLxe2G7RYOe0WqZcQjvcuWFgAyCbSZYCgMfJDjFNQ6ouLGjN7dSFpH/c HisMfKzt0mx+9mH7k2L51PVovpY65IE/dAPKirwJbnKsPHd2C3rJLKDLIGA98a/FAwnu VHUA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QVbAZOGJ; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc7a804dsor42734666b.13.2024.07.14.03.53.52 for (Google Transport Security); Sun, 14 Jul 2024 03:53:52 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCUJZRmqTtU+p1fTiJsvW6QOPetPVH69T7O0hcEBKytN/TZKuxTPbzHgJxwluTmr1Cg5e+notQLUombiYFsRtw0HO7ZBX2JqGfo4O+O7mH8F2Cp7 X-Received: by 2002:a17:906:4715:b0:a77:c525:5c70 with SMTP id a640c23a62f3a-a780b6b1901mr1164615866b.32.1720954431868; Sun, 14 Jul 2024 03:53:51 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:51 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 16/25] video: dsi_host: add disable host interface Date: Sun, 14 Jul 2024 12:53:19 +0200 Message-ID: <20240714105328.35825-16-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QVbAZOGJ; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Current operations structure has provided disable callback, but there is no API from dsi_host uclass to use it. Add this disable host interface, so that dsi bridge can call it to disable host Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- drivers/video/dsi-host-uclass.c | 10 ++++++++++ include/dsi_host.h | 8 ++++++++ 2 files changed, 18 insertions(+) diff --git a/drivers/video/dsi-host-uclass.c b/drivers/video/dsi-host-uclass.c index fde275ad7e..745991f8dd 100644 --- a/drivers/video/dsi-host-uclass.c +++ b/drivers/video/dsi-host-uclass.c @@ -34,6 +34,16 @@ int dsi_host_enable(struct udevice *dev) return ops->enable(dev); } +int dsi_host_disable(struct udevice *dev) +{ + struct dsi_host_ops *ops = dsi_host_get_ops(dev); + + if (!ops->disable) + return -ENOSYS; + + return ops->disable(dev); +} + UCLASS_DRIVER(dsi_host) = { .id = UCLASS_DSI_HOST, .name = "dsi_host", diff --git a/include/dsi_host.h b/include/dsi_host.h index 83f8839db6..5873ab698d 100644 --- a/include/dsi_host.h +++ b/include/dsi_host.h @@ -70,4 +70,12 @@ int dsi_host_init(struct udevice *dev, */ int dsi_host_enable(struct udevice *dev); +/** + * dsi_host_disable + * + * @dev: dsi host device + * @return 0 if OK, -ve on error + */ +int dsi_host_disable(struct udevice *dev); + #endif From patchwork Sun Jul 14 10:53:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3274 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9452940F59 for ; Sun, 14 Jul 2024 12:53:55 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-58bd84067fdsf3352634a12.0 for ; Sun, 14 Jul 2024 03:53:55 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954435; cv=pass; d=google.com; s=arc-20160816; b=eMC0P8YlAloaSZ+eLHveupuTqw/no9s0aftfK1fy00Do9Mh36MJCP3FxUCxb5PThYR rVTZ00UR43qaA8RcLSYJgEQXNIt1M+zuHZD1q95ntS3Xy/tDKTuDDzB3mRGflvhcAcb9 ZLlTz9l5+Nb1MWCHBvi5YrwAj6heB1ObyikmFtGXmNGOSdPWsUyDICXQnyZU4HV4wrUT t8UyBuUPi+3PPYl9HzHCoa5PAMcqQHmtjxOSuHi8if00ucaeuCjCmaTEruaJ3VOOaJBH EauhjdaaC/HzCp4vQZumGfZMqShe7VPs6r4S/e6W1ohBVkVITuxv5SG/f7UXYKGeNQYW wX7g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=krP4NUGSkeUMNK8SEII3obvO7Ty4Vj7hFPOtuUS94Cs=; fh=cpdMlGn9W9yrKeAUnXFvKwEeph2+Tnx5bta4SFtoiv0=; b=aGFjCfKrajzAAZ9eK1OuRGrkzDka4vv9B2vF4FCHzLSWZfhkURgXfSGLoo7Sti6qIm 6w9uFlt9qf7DnJmGEoId160juM/TnwqdcovGYtJbe8rM4dIE9Dw6YTQDvV+fNaI8iRLv 1km5YkTYnjpuwKoXxpab+vDuSVxAgwn1qqDUVa5v8/7e8eDvt3q663reAm/N6n7vAQ9c 6yCHgOA5ehg/GPNCwjhBnVAcOHdAJJLw28ez3gXP6wmhiA8fhppOZTavPuYEZXIb9Rfk L4UlMmwfqbNEGOKeYkz9chQEIv4A+/xD+FbrjMdaaKR0ijQYVslXiDgqsu3w1SGvhBAq w/UQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=OEiyXPMC; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954435; x=1721559235; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=krP4NUGSkeUMNK8SEII3obvO7Ty4Vj7hFPOtuUS94Cs=; b=fFv/izKMqpduKLSRhJ4/H6tQjK3MU8JdiUAs6z0lBbNidxdq15ipjdSJypC8p36PUU RIhDRqhtQSvdg9gKDue6Bieg2xpKJCDjt0vVpykRPbeOhmDDAv/lfEbvJ+SkRYZAWKS3 Lwsv4dbdUOWc0P1aVJcOx/bw4wJ5B0/p0zxdg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954435; x=1721559235; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=krP4NUGSkeUMNK8SEII3obvO7Ty4Vj7hFPOtuUS94Cs=; b=A/f+KVtuY0OAhV+31vqwqqwP8Oggvrk70ysDuoCHZ2AspObpUFuwfqyBRODhjcrcAc vNuZLPbV2NIjWxC1GIHhIAUYi0W4D7qzQsJOb+G49iggSM76ctt/VYD9egboDZTIboVp o9kn4s8KnroJY48pQ+/C3EvD9SiignzjPhBDAUJRUGRb15f302aW2lrKPcaOJ9NCokc1 HjkcJh1zjJnRU+sCilQnd596qLoAH0ihqnKVgm3lePao2nzINNTTpoGkwa24SzPDw19Y vV2tXiXtlqFyG6Cc81mwA0jp2NRiHZM8tK3EpxqYROfkmRDyJUUmUWM+SkeZd4mUySB/ TAtQ== X-Forwarded-Encrypted: i=2; AJvYcCWOCF86H6R5WkRX+sq2e/VsFg9LGJSIBvyTgyf+nYbTb51Shnr1amsEF8fQG5yhSFULqear32h30tNE8HojVJSr/xkAPdz6Pku/LCLJdyI1r5vTbOaWo9WC/5X/Gg== X-Gm-Message-State: AOJu0YwO+7jMtIy7jVLQ3Icpc8SBVbU/h2uFw8g2WInPpt8J7uzF2Jhs cYQLagfecWUmTeHnjLZSeB56g7gJnU7rPeLMKSv1zmvifcVsVxiYx7JwCtfdIdCO+g== X-Google-Smtp-Source: AGHT+IFVQUGS5eUeeoCJQklzKmdSGxcd6N00Ya8mUcSZTxnBfmj6F9dgCAGYm51cmGrtUqkQ4CWNKA== X-Received: by 2002:a05:6402:5208:b0:58c:909f:3d52 with SMTP id 4fb4d7f45d1cf-594b9a10437mr12580357a12.6.1720954435313; Sun, 14 Jul 2024 03:53:55 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:28af:b0:584:b54c:52ad with SMTP id 4fb4d7f45d1cf-59826225ad3ls1670254a12.1.-pod-prod-07-eu; Sun, 14 Jul 2024 03:53:53 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVgRbjgY7NGhmkolCZvj+zGpEvZxHUUo5SRQLQyMBvXPPtUGJMYmHmdg2JnjerayBWY0X7wGAa5apFePobGyEUL3yeFrvEtdANRDak3A+05aTDj X-Received: by 2002:a17:906:6810:b0:a77:e337:b1c with SMTP id a640c23a62f3a-a780b68a26cmr927312766b.15.1720954433469; Sun, 14 Jul 2024 03:53:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954433; cv=none; d=google.com; s=arc-20160816; b=kTbb5iPtlAkajvL9JKFLbVTPJDirJIOz05RqSysDYqCssvG082ZLRotrSu4yGE5+U+ /PJ5kVtp/HfgBB+d/EAjJqEKxDURLQTXNAkeQzeWgxG1AMGMyCxuSNBu9s9GP/lwMt5P yTcRwserOOqpcOB2rp2HLmyybVOSbCNB5KDNRvIcMPzJMWRBawf9JJoj6NUPQfen21gK XT3bJFe+GVzdNc1bJ4zUttE/quB2ksHOWE1Pe+01Yt2/NygR7339noFLHDSxRvLX9DyC /2tyNDytatQhctZKvA/AmYiqFQMql6vKipaObH4aox4TMMVHBHRv8n4gD3tplKzFsWb1 FSUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Hmbbxb1F+DyFqKbkxqGn2PPIwpqkWAvkpsklF4VY2yo=; fh=NBeUaNtv255oB6sGXk6o88aWqYF7Tg7Sq4BlKlR3IcQ=; b=fqgeYSkTtIMjVUqCWgf1FcSkknsHG/g3SUPeVFfVhAFz6wPc46q3XYVwL5sZmEtm4s uOwc3PQ9AERuxrAgg56cWIL//xE3ERw7r7Hm6HkC3ZREyTE/4eYKeRJSNhRObuVtCqOl /fuX7eAwSK8uEaPWOMzbkSW6Z3cJuxzYDEvSMB+qj4t4sUQh7U/+gPzDmRP2HCONmPD9 q/I2Qbr4TDew/HnhO5adJXG1v0a6aiYBoxIC0R5Cmjsm2ZC89ltKqUk2kSoc352bY16E 4qilwRd1HS4pXFt4TSSQ1XZT4KOUETkAaEJXMYi6yZSRsG2mvT+R8tiMgGzTMoSFuOk2 kOyA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=OEiyXPMC; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc7d0048sor49925466b.17.2024.07.14.03.53.53 for (Google Transport Security); Sun, 14 Jul 2024 03:53:53 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCUeq5q6T7uwpF0s20PcUjlo0YPdhX3K6W7Th9DULpewj0oBMoba0UqcBxNe06UodhgIOllg58Fwg7wCd6aL69cE2D228P/uyn+vrze4yFI/dkW5 X-Received: by 2002:a17:907:7284:b0:a77:d1ea:ab36 with SMTP id a640c23a62f3a-a780b68a2d7mr1342650366b.6.1720954433061; Sun, 14 Jul 2024 03:53:53 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:52 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 17/25] video: Update mxsfb video drivers for iMX8MM/iMX8MN display Date: Sun, 14 Jul 2024 12:53:20 +0200 Message-ID: <20240714105328.35825-17-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=OEiyXPMC; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Update mxsfb for LCD video driver Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- drivers/video/mxsfb.c | 141 ++++++++++++++++++++++++++++-------------- 1 file changed, 95 insertions(+), 46 deletions(-) diff --git a/drivers/video/mxsfb.c b/drivers/video/mxsfb.c index 792d6314d1..4186ccd002 100644 --- a/drivers/video/mxsfb.c +++ b/drivers/video/mxsfb.c @@ -21,8 +21,13 @@ #include #include #include +#include +#include +#include +#include #include "videomodes.h" +#include #define PS2KHZ(ps) (1000000000UL / (ps)) #define HZ2PS(hz) (1000000000UL / ((hz) / 1000)) @@ -30,6 +35,11 @@ #define BITS_PP 18 #define BYTES_PP 4 +struct mxsfb_priv { + fdt_addr_t reg_base; + struct udevice *disp_dev; +}; + struct mxs_dma_desc desc; /** @@ -56,9 +66,10 @@ __weak void mxsfb_system_setup(void) */ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, - struct display_timing *timings, int bpp) + struct display_timing *timings, int bpp, bool bridge) { - struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE; + struct mxsfb_priv *priv = dev_get_priv(dev); + struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)priv->reg_base; const enum display_flags flags = timings->flags; uint32_t word_len = 0, bus_width = 0; uint8_t valid_data = 0; @@ -109,7 +120,7 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, } #else /* Kick in the LCDIF clock */ - mxs_set_lcdclk(MXS_LCDIF_BASE, timings->pixelclock.typ / 1000); + mxs_set_lcdclk(priv->reg_base, timings->pixelclock.typ / 1000); #endif /* Restart the LCDIF block */ @@ -142,26 +153,30 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, LCDIF_CTRL_BYPASS_COUNT | LCDIF_CTRL_LCDIF_MASTER, ®s->hw_lcdif_ctrl); - writel(valid_data << LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET, + writel((valid_data << LCDIF_CTRL1_BYTE_PACKING_FORMAT_OFFSET) | + LCDIF_CTRL1_RECOVER_ON_UNDERFLOW, ®s->hw_lcdif_ctrl1); + if (bridge) + writel(LCDIF_CTRL2_OUTSTANDING_REQS_REQ_16, ®s->hw_lcdif_ctrl2); + mxsfb_system_setup(); writel((timings->vactive.typ << LCDIF_TRANSFER_COUNT_V_COUNT_OFFSET) | timings->hactive.typ, ®s->hw_lcdif_transfer_count); - vdctrl0 = LCDIF_VDCTRL0_ENABLE_PRESENT | LCDIF_VDCTRL0_ENABLE_POL | + vdctrl0 = LCDIF_VDCTRL0_ENABLE_PRESENT | LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT | LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT | timings->vsync_len.typ; - if(flags & DISPLAY_FLAGS_HSYNC_HIGH) + if (flags & DISPLAY_FLAGS_HSYNC_HIGH) vdctrl0 |= LCDIF_VDCTRL0_HSYNC_POL; - if(flags & DISPLAY_FLAGS_VSYNC_HIGH) + if (flags & DISPLAY_FLAGS_VSYNC_HIGH) vdctrl0 |= LCDIF_VDCTRL0_VSYNC_POL; - if(flags & DISPLAY_FLAGS_PIXDATA_NEGEDGE) + if (flags & DISPLAY_FLAGS_PIXDATA_NEGEDGE) vdctrl0 |= LCDIF_VDCTRL0_DOTCLK_POL; - if(flags & DISPLAY_FLAGS_DE_HIGH) + if (flags & DISPLAY_FLAGS_DE_HIGH) vdctrl0 |= LCDIF_VDCTRL0_ENABLE_POL; writel(vdctrl0, ®s->hw_lcdif_vdctrl0); @@ -198,10 +213,10 @@ static void mxs_lcd_init(struct udevice *dev, u32 fb_addr, } static int mxs_probe_common(struct udevice *dev, struct display_timing *timings, - int bpp, u32 fb) + int bpp, u32 fb, bool bridge) { /* Start framebuffer */ - mxs_lcd_init(dev, fb, timings, bpp); + mxs_lcd_init(dev, fb, timings, bpp, bridge); #ifdef CONFIG_VIDEO_MXS_MODE_SYSTEM /* @@ -212,7 +227,8 @@ static int mxs_probe_common(struct udevice *dev, struct display_timing *timings, * sets the RUN bit, then waits until it gets cleared and repeats this * infinitelly. This way, we get smooth continuous updates of the LCD. */ - struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE; + struct mxsfb_priv *priv = dev_get_priv(dev); + struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)priv->reg_base; memset(&desc, 0, sizeof(struct mxs_dma_desc)); desc.address = (dma_addr_t)&desc; @@ -229,9 +245,9 @@ static int mxs_probe_common(struct udevice *dev, struct display_timing *timings, return 0; } -static int mxs_remove_common(u32 fb) +static int mxs_remove_common(phys_addr_t reg_base, u32 fb) { - struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)MXS_LCDIF_BASE; + struct mxs_lcdif_regs *regs = (struct mxs_lcdif_regs *)(reg_base); int timeout = 1000000; if (!fb) @@ -258,6 +274,7 @@ static int mxs_of_get_timings(struct udevice *dev, int ret = 0; u32 display_phandle; ofnode display_node; + struct mxsfb_priv *priv = dev_get_priv(dev); ret = ofnode_read_u32(dev_ofnode(dev), "display", &display_phandle); if (ret) { @@ -278,10 +295,19 @@ static int mxs_of_get_timings(struct udevice *dev, return -EINVAL; } - ret = ofnode_decode_display_timing(display_node, 0, timings); - if (ret) { - dev_err(dev, "failed to get any display timings\n"); - return -EINVAL; + priv->disp_dev = video_link_get_next_device(dev); + if (priv->disp_dev) { + ret = video_link_get_display_timings(timings); + if (ret) { + dev_err(dev, "failed to get any video link display timings\n"); + return -EINVAL; + } + } else { + ret = ofnode_decode_display_timing(display_node, 0, timings); + if (ret) { + dev_err(dev, "failed to get any display timings\n"); + return -EINVAL; + } } return ret; @@ -291,20 +317,58 @@ static int mxs_video_probe(struct udevice *dev) { struct video_uc_plat *plat = dev_get_uclass_plat(dev); struct video_priv *uc_priv = dev_get_uclass_priv(dev); + struct mxsfb_priv *priv = dev_get_priv(dev); struct display_timing timings; u32 bpp = 0; u32 fb_start, fb_end; int ret; + bool enable_bridge = false; debug("%s() plat: base 0x%lx, size 0x%x\n", __func__, plat->base, plat->size); + priv->reg_base = dev_read_addr(dev); + if (priv->reg_base == FDT_ADDR_T_NONE) { + dev_err(dev, "lcdif base address is not found\n"); + return -EINVAL; + } + ret = mxs_of_get_timings(dev, &timings, &bpp); if (ret) return ret; - ret = mxs_probe_common(dev, &timings, bpp, plat->base); + if (priv->disp_dev) { +#if IS_ENABLED(CONFIG_VIDEO_BRIDGE) + if (device_get_uclass_id(priv->disp_dev) == UCLASS_VIDEO_BRIDGE) { + ret = video_bridge_attach(priv->disp_dev); + if (ret) { + dev_err(dev, "fail to attach bridge\n"); + return ret; + } + + ret = video_bridge_set_backlight(priv->disp_dev, 80); + if (ret) { + dev_err(dev, "fail to set backlight\n"); + return ret; + } + + enable_bridge = true; + video_bridge_check_timing(priv->disp_dev, &timings); + } +#endif + + if (device_get_uclass_id(priv->disp_dev) == UCLASS_PANEL) { + ret = panel_enable_backlight(priv->disp_dev); + if (ret) { + dev_err(dev, "panel %s enable backlight error %d\n", + priv->disp_dev->name, ret); + return ret; + } + } + } + + ret = mxs_probe_common(dev, &timings, bpp, plat->base, enable_bridge); if (ret) return ret; @@ -343,33 +407,9 @@ static int mxs_video_probe(struct udevice *dev) static int mxs_video_bind(struct udevice *dev) { struct video_uc_plat *plat = dev_get_uclass_plat(dev); - struct display_timing timings; - u32 bpp = 0; - u32 bytes_pp = 0; - int ret; - ret = mxs_of_get_timings(dev, &timings, &bpp); - if (ret) - return ret; - - switch (bpp) { - case 32: - case 24: - case 18: - bytes_pp = 4; - break; - case 16: - bytes_pp = 2; - break; - case 8: - bytes_pp = 1; - break; - default: - dev_err(dev, "invalid bpp specified (bpp = %i)\n", bpp); - return -EINVAL; - } - - plat->size = timings.hactive.typ * timings.vactive.typ * bytes_pp; + /* Max size supported by LCDIF, because in bind, we can't probe panel */ + plat->size = 1920 * 1080 *4 * 2; return 0; } @@ -377,8 +417,14 @@ static int mxs_video_bind(struct udevice *dev) static int mxs_video_remove(struct udevice *dev) { struct video_uc_plat *plat = dev_get_uclass_plat(dev); + struct mxsfb_priv *priv = dev_get_priv(dev); + + debug("%s\n", __func__); + + if (priv->disp_dev) + device_remove(priv->disp_dev, DM_REMOVE_NORMAL); - mxs_remove_common(plat->base); + mxs_remove_common(priv->reg_base, plat->base); return 0; } @@ -389,6 +435,8 @@ static const struct udevice_id mxs_video_ids[] = { { .compatible = "fsl,imx6sx-lcdif" }, { .compatible = "fsl,imx7ulp-lcdif" }, { .compatible = "fsl,imxrt-lcdif" }, + { .compatible = "fsl,imx8mm-lcdif" }, + { .compatible = "fsl,imx8mn-lcdif" }, { /* sentinel */ } }; @@ -400,4 +448,5 @@ U_BOOT_DRIVER(mxs_video) = { .probe = mxs_video_probe, .remove = mxs_video_remove, .flags = DM_FLAG_PRE_RELOC | DM_FLAG_OS_PREPARE, + .priv_auto = sizeof(struct mxsfb_priv), }; From patchwork Sun Jul 14 10:53:21 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3275 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1DAF1412C7 for ; Sun, 14 Jul 2024 12:53:57 +0200 (CEST) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-58c537ae6c9sf2854653a12.2 for ; Sun, 14 Jul 2024 03:53:57 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954437; cv=pass; d=google.com; s=arc-20160816; b=hOyoE+WXz2acsIc7sOOs03eJz9lw2GBi3WFUkStfIA/7POMZVgMJDy690bJGtz0Xw2 YiS8S8+g54nbQi9JzJPJ0lxIXgKB5XLsaHHh0jQGezQ6y2G1UjQ4boCOJszhGgF7Osl0 mDSuqPqwEBfcOdsY2uoobmGsUz2g1mYu8a86whneW7nXitYrFghi6hwZ2TKx+6QyLlZz yTWuDG+kPwjZWQZQ3E2f/VUnmzM6DRy0hjXsfHRLBYbLSZbg0TTTExNpwBPzkU0rt7B7 uAM3rEaqTj2wTaXgdCHhRnMIIAHYmkKNb+sQqr1DSHDJkWfOxsPwthr22JyDK+cFuviu yMQw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ycPE2mlbSQubwQNcEx96JIiJkd7INBcE7JRwNsNWzt0=; fh=6Qe8CkIu13g2vKAX12LoG/owkJ11y7mecrm0RUso63o=; b=tlWQCtyQZCUXMmBaOQEdM7oJqDsNlnQ3Lwk2KwQ50Wwc1C17W2lN0NTaPXCrLoo5gk eXBa/gWxGa0iPny6cXN/nD/wW3IE2EIZLV9mGmwYNJexPhWvTT/ZWcLoJmTKorVtJN0v sZtPWBc0N8paakOrcLeQq4YazcfwFTRwBktNNNUwKXGcu+CyB6qMKPb6zutl4wgTbNxy WsXy6ZqlXPsp1HmgL+Mrlc9qecWM5/JIbG+DuOIXg6OFMVUT2+Bxk7lYKAXhG1MEydtd MrMJlE2GTo2uz/9Krww9uXkC6WcGtT0C6dBprmmf/aqgk7Dk45KLIy4vECY9s7v4vau4 xa3w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=F58z6wjs; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954437; x=1721559237; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=ycPE2mlbSQubwQNcEx96JIiJkd7INBcE7JRwNsNWzt0=; b=h0BkmedOL5K+8xwboKyExdh0WAsScxg24HoYi9p5Jjb0IXataNpfiNKBzQtmMzwVLU VHq/D3pRGizORnt1pgxt7ycalXTGywHCMrWfQVPkoOSbMs32E/56gIdARFmCl88/S3Lr tFxbzvsU1XA6KD4F0+aUEwGUaX/sVCDUturG0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954437; x=1721559237; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ycPE2mlbSQubwQNcEx96JIiJkd7INBcE7JRwNsNWzt0=; b=VPzQswiDgMSq66ljeoSq5moMt05HxmwwN13Q7txo+FyoKfUU0EPs+r13sUVG6k1LoV OG8nHlX1x2W5H4FRpDnjwiJqrfiX0IqLlGxKYdf/uGISZv+eUEXD4zBmg7hyQq3QXeO5 H27vNKmQvaft1NE518XYo+l1ns2RRF85z3dvGVw4UEYnD5vYhTy9Evoo1PkqMqRYSsc2 SqUmYNP5NYib+h66shd+wKnYRxy+2zAAoXXjSXO7YGo86AVQ8T6J/CbnN/DPRQfWko9F CYkw2WmdZhyF+BQqx6QYh0Xita9wFuv+TsKjWMFCiOE0YrdEmW3X9AYO4W0bjwFX9BsG yxDg== X-Forwarded-Encrypted: i=2; AJvYcCU6wI9ET4keEYJB+6CkEa88mZnwLdNy4w6Sgo7Y/xgj/NZqviXsDPCS5l/SgaPO+AQ3XHeDV57mnUWjSwMkjhoJk1e8XDHYlNn0N26KRr+xbx8A+zP5f8yekjIRMw== X-Gm-Message-State: AOJu0Yz0cgnX6pNd6dMeKdCC+iT7P1b8idhRs+xlDg/RqTVzVw5TMoaH aW6jlVwYnIuvNizUhIzzc3p4WnSyiK/dPEIJ541CC90SLGf1/TBYbd0+SN7dTSoWtg== X-Google-Smtp-Source: AGHT+IHi98wnw5VQlb43v7nDsSPFfPVTm7WHPNCSgmEUV/BpdaOw+Yq5tBXT3fTPJ4arhVsQiHN+eA== X-Received: by 2002:a05:6402:2707:b0:58d:249c:5ded with SMTP id 4fb4d7f45d1cf-594ba98f25dmr12772808a12.4.1720954436895; Sun, 14 Jul 2024 03:53:56 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:c17:b0:58b:b493:fcc1 with SMTP id 4fb4d7f45d1cf-59821cb8394ls972400a12.0.-pod-prod-06-eu; Sun, 14 Jul 2024 03:53:55 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXtQeUjNsBOT9uLCnAkxWilCAg8bej0HLaFJ17Sbdl/yxBWxacfkAb/ipJCG4/tSh6wou7P9sUZ8vt1P6bYs6n2MNTWD1DglmB3PetkacwC+x/W X-Received: by 2002:a17:906:680b:b0:a72:631d:6de1 with SMTP id a640c23a62f3a-a780b6b0e0fmr1038148966b.20.1720954435022; Sun, 14 Jul 2024 03:53:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954435; cv=none; d=google.com; s=arc-20160816; b=RLL/n1Eo6H0hZ5cAvcSlt+2z9jzAwgR2Cp2k4aHFxmJ88gKCD8c12jXfgWLDeVyCeI kpLTLGTa7ZyoYhbiTpMVpyc7qOpjciliAGTCrL7YO2vgIm1E+ev5O7uUI/Aqkw/xCfZL UPq7c7cah/rUtEJpajFPICBvvK1xqngtd00RAcpcUmadjSVHAcFIKjXgtoK3k74PXi4A WrSVo3uu2GTvHAnIpZwO5wg3oGGwMRBakPZitW47oPfYlk9vBrHbXWMZNN+dm4DJJv5u 3oCGZizcomZ7TJJuCTm41o0LdXEFmm63ShGTiVB8BRKAs8d2wuGTai1SObkNUfFBoOy9 Co+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=flYtP2nYRzA7N3pgINbKAREeIoA3rNIfIC69iQgAyww=; fh=TI0o9+J9a0m6rb1qIXvkJHMQnqMVJSxVUNgNpd7PyyE=; b=lGw61wbOOchimDZF2WTKCJk6JnRoEkNoGLoe+lBrq1Rn3Mh1kYoUdfWFGBbU3xge/s G9jyKoO8EvhApYRItk5esxT0jnSlZud9Da31tCMiXOkZO8V9RGHODhjqXFjkJzKuvhWn JjJvP123uitcEQvtksB5wyJ5UROH5XbzaBS2+/7ZM6+AXr37AP5EjjAqI9kLpcQ825Mv MceBhPAiSlNl1hxrVlCgxWEdgmgqrtVDe104nlSyvaYmYzzS3tcF2BYK8B7EYtVRsLHJ 1H00dx8b9fMKE9+qkSnNooz3LL0PcWnYWUXBDexnmVtvPh8vQ822zIazfxWNVMFikHLv lHUw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=F58z6wjs; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc59800asor40471266b.7.2024.07.14.03.53.54 for (Google Transport Security); Sun, 14 Jul 2024 03:53:55 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCUOXsnqAdrjgeRYMhOyW7BEludrmETXFoMWx75gfbTouVplKoNZnsGIk76xayG7LXYIg5cbYIcCAItdJMQDHffnvQ/6mtLGXaTjh+GCnoIrNncN X-Received: by 2002:a17:907:60d4:b0:a6f:e75b:2b39 with SMTP id a640c23a62f3a-a780b6ffce2mr1379631866b.42.1720954434676; Sun, 14 Jul 2024 03:53:54 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:53 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 18/25] video: Enable DM_UC_FLAG_SEQ_ALIAS for display and bridge Date: Sun, 14 Jul 2024 12:53:21 +0200 Message-ID: <20240714105328.35825-18-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=F58z6wjs; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , To support multiple display or bridge devices, enable the flag, so we can assign the req seq via DTB alias Signed-off-by: Ye Li Signed-off-by: Michael Trimarchi --- drivers/video/bridge/video-bridge-uclass.c | 1 + drivers/video/display-uclass.c | 1 + 2 files changed, 2 insertions(+) diff --git a/drivers/video/bridge/video-bridge-uclass.c b/drivers/video/bridge/video-bridge-uclass.c index 7432107238..5e2b76851f 100644 --- a/drivers/video/bridge/video-bridge-uclass.c +++ b/drivers/video/bridge/video-bridge-uclass.c @@ -145,6 +145,7 @@ int video_bridge_set_active(struct udevice *dev, bool active) UCLASS_DRIVER(video_bridge) = { .id = UCLASS_VIDEO_BRIDGE, .name = "video_bridge", + .flags = DM_UC_FLAG_SEQ_ALIAS, .per_device_auto = sizeof(struct video_bridge_priv), .pre_probe = video_bridge_pre_probe, }; diff --git a/drivers/video/display-uclass.c b/drivers/video/display-uclass.c index 61a73e1bc2..07f05be7dd 100644 --- a/drivers/video/display-uclass.c +++ b/drivers/video/display-uclass.c @@ -80,5 +80,6 @@ bool display_in_use(struct udevice *dev) UCLASS_DRIVER(display) = { .id = UCLASS_DISPLAY, .name = "display", + .flags = DM_UC_FLAG_SEQ_ALIAS, .per_device_plat_auto = sizeof(struct display_plat), }; From patchwork Sun Jul 14 10:53:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3276 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 880D64130C for ; Sun, 14 Jul 2024 12:53:58 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-584ef6c00c0sf6630647a12.1 for ; Sun, 14 Jul 2024 03:53:58 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954438; cv=pass; d=google.com; s=arc-20160816; b=X2hVm9OHojyzHDnoDFzUTay1+vhxlcG7AZQfO/RBqzQk7MQVLibRr5Q+g+EZ/nRVrF KyNFMwfB1w74IHN8NnGMkm2gLL+fXTIGO9ln+jIqCudAuta3zaXA9dxxB27EJT/TLgmT zTrNCsXbMKLI/PtGLfKB04h7Cwk2hB/ZP6o/djDv39uNUo48sskr2gJLixz47ecHiH+L nfIac+XEKfiMOGytdDJUj8fAs3FzapxSs/3rqUCmTeGkcUFdAVan8NSaArUqvvo40TRt eh7sqx062ZasxpB9wc82ZvG+gH/3TtsNQvZxLij4SXSU65xxEjC+qBU1MTOqvfJtVDJn cp+g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=OcP0SqfbANmiysRY1ct3ggnr+n+1KFxcXMJBqxzvCsw=; fh=5dudN320hIlaAcht9hwlSotUmr/zXOZ9z7pxoDrKLZ0=; b=vLi/HlZs+BToLremFIvOQd8nhCh6O54pVyT2oSKs/2h4pZkU/xj+xPxAE1DUOAf395 e9xvyCYmUmiVOQUTc9jo74Ih4ex6TUmaF8qIFXyQpTJfRFFNXP39WApoxehOqv4Z52Nc Z1hIJL28IthKC+ree2hrpHJizlSnqxwnn8VK9VNH4kB50IoZNK2pjoCM1PwWr61pjLuV oIXZQ6+8xwF0z3AvKnX0eUCWQqYVp5Gnw93v5dYzdV3O4354PH++F2pXTX+008Rx5fvR YJP9C8jMpAzIC1eY1N88Oql9gvAWv0kjrqZ06KOLqS3T7VmS/hO3H5SR6pGg2LTA/a4n Fp0w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=At89tyQm; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954438; x=1721559238; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=OcP0SqfbANmiysRY1ct3ggnr+n+1KFxcXMJBqxzvCsw=; b=hkVvcYzMUz5Ja4axhn0ZdWQo+5d2bNHSfAdQIPJEgQoqFXpQARQh5wFHY0AAecVgbr g+qHlVVYKozq+HuJE1d4YpyOMyods3iBX3DxkPyVhGEWl6JvKVlhVyTVOIX4OpKScHT5 7e515qnVY2N+6RL+iMftuVpHIGftrlM9qpPF8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954438; x=1721559238; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=OcP0SqfbANmiysRY1ct3ggnr+n+1KFxcXMJBqxzvCsw=; b=wyznpVJaawHmBTfug6ab96F7TQURHE/zmakzNtBHo1M0RLReU3oYOb0JhfKfV9jIrg rxjiZBTq4xP4Jr+iZEWmaQEwcCizCb96D7yZJhAkadJ23eXKtSaOzjVzKws/iZYJBCnC Efae2UiRcsEW1C0XS8fay3QyxAwRFzUoDQ0olC0Wx+HcIQ3ojv4vUeoZhinqr4vHEYlL Zo1pn2XhxQFFJ79z5Jc/vvGW/rDHMUWFgHlvE/gjQZURfY/VP4RSj9SF2YW29Yu2p6Pi FVeWhZjtK6G0dDR8f7rBvd+8smp2n8aEdOzEaQFTcKnc5Lv0LJgTUbhQTHWaIw0HlWwW fKnA== X-Forwarded-Encrypted: i=2; AJvYcCUo5i6OxEpS1RBT39RZALbPwsojHqUVGybyIia/PL/5cg1l2tEfY5pSCmvflb9Dsp5bSppQlIkvB2WkUE+iSUIeNlS8Aba+0sbwoBsxgD0sKrD0IoAZuf5EIJaWbg== X-Gm-Message-State: AOJu0YyYWkcOfAl8P1e55Ai4RRbpCKS3WrStFrDuLnHJpMfxjJs1I6kd iNlCvkqAEUYuqMjONW5RBQgeu3GCfl0dornr24+DJ4dgjX3Faf0VRwTbc5YDOjLGoNXZ+8VerQ= = X-Google-Smtp-Source: AGHT+IEr26f/oAZTXwnho1Eg6coUH9oCEL55LXJhqyZZ65cTj87hPcB0Cdt3SstigBFqi/+GFfVM4A== X-Received: by 2002:a50:9e66:0:b0:585:2924:1569 with SMTP id 4fb4d7f45d1cf-599609a3be5mr5042392a12.21.1720954438262; Sun, 14 Jul 2024 03:53:58 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:48f:b0:57d:1766:62e9 with SMTP id 4fb4d7f45d1cf-5982661bbbels63459a12.2.-pod-prod-00-eu; Sun, 14 Jul 2024 03:53:56 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXU8qdN9Ux48RlTb+1/wfhBBej/TUxIZQ1xfcRK9cL85RzqciP7QMCaAw1VHWr0QzkPlcwqd3h9880mOkIjPUL4avHvhxwdOWzf9qLtvVtxPu+j X-Received: by 2002:a17:907:846:b0:a77:f5fc:cb61 with SMTP id a640c23a62f3a-a799cd67784mr730991966b.0.1720954436453; Sun, 14 Jul 2024 03:53:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954436; cv=none; d=google.com; s=arc-20160816; b=i8vXuzt65LkaS7v87mryh9u0P8SUa8ObARTVtBgVgrENgJJ2j8IhjUXab12IJxltCI FV8FZ7N0zXCqGt4TkTzQXz3ow7Rx56K44K8y31Ni/0wRUncuJbbsnT/xai+73boCSjbn qhvVeWvNwXg8joMiR/G6bZEZ2Tg2MQxDriT8h2KXZ02nKrMgewd8f5K5Jbn5PwT/+cfO WNyHfGbq8EZ/XV2iAhmKzyh50CpYuARooTiyw/bvLFKSUMoOG5vKLe0yqt44K3u+4YLn XBqK9nue2PVIQWm4sGVLz5s96kOhO7et5EqzGL/KIIB0JK7bnSiuhbowP0z+gpA82YZW 6gdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=rc514+uaHWKBiHPYvvxNCrrDcH7xbnYL0XxtEFHj6to=; fh=e0mpXzIqokVgMkHyOfzwz+24UIfYqSRfitHpieCfNc8=; b=K26Kt0zNa+yK6pqBfKwe+Rh+KY/Jd4xHVlATiD18qSzNf+KauC2IqT23bbGki5oQWE s8QJ3emzX783sL3umBFlF8wfBQiTFhrremQ/O6yuEa9Bs76xHKtw0TDzpvl6yCObAy0O A9D1jtfHbTDm5wpRCSRkUDt/KALwyUuUCSKcQ9oer0J6r3j085D/zWLTkPxE9v6/ZOo5 WFzLRmFz9SwyLkD1mH5egRfxcidMIlWsnxAw/YkP1CPhKzuyz0jUjxjlpFIS4TOxQckm JeVLVN2BqTu2Jlt5ramLn/kdyyoWRtAetn1b7+lX+KPFYhNNLThzOHKIHj0551m5nmsW BbFA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=At89tyQm; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bb7428a3sor79419866b.6.2024.07.14.03.53.56 for (Google Transport Security); Sun, 14 Jul 2024 03:53:56 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCWXOhtizGiAMcVZhgd/oZClJ154Xak4gXnrh3O/jgaR1GpqndO1HgEq3JMOD8dxCfPqaa5+pI1U4hqYzDplcyFaaVPJRxZ8uhDMkiVB3Q9SuD5D X-Received: by 2002:a17:907:daa:b0:a72:5f3f:27a2 with SMTP id a640c23a62f3a-a799d392e7amr647653366b.26.1720954436011; Sun, 14 Jul 2024 03:53:56 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:55 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 19/25] phy: dphy: add support to calculate the timing based on hs_clk_rate Date: Sun, 14 Jul 2024 12:53:22 +0200 Message-ID: <20240714105328.35825-19-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=At89tyQm; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Upstream Linux commit 22168675bae7. For MIPI-CSI sender use-case it is common to specify the allowed link-frequencies which should be used for the MIPI link and is half the hs-clock rate. This commit adds a helper to calculate the D-PHY timing based on the hs-clock rate so we don't need to calculate the timings within the driver. Signed-off-by: Marco Felsch Acked-by: Vinod Koul Signed-off-by: Sakari Ailus Signed-off-by: Michael Trimarchi --- drivers/phy/phy-core-mipi-dphy.c | 32 +++++++++++++++++++++++++++----- include/phy-mipi-dphy.h | 3 +++ 2 files changed, 30 insertions(+), 5 deletions(-) diff --git a/drivers/phy/phy-core-mipi-dphy.c b/drivers/phy/phy-core-mipi-dphy.c index 8fb985a1e6..de467c2352 100644 --- a/drivers/phy/phy-core-mipi-dphy.c +++ b/drivers/phy/phy-core-mipi-dphy.c @@ -13,21 +13,23 @@ /* * Minimum D-PHY timings based on MIPI D-PHY specification. Derived * from the valid ranges specified in Section 6.9, Table 14, Page 41 - * of the D-PHY specification (v2.1). + * of the D-PHY specification (v1.2). */ -int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, +static int phy_mipi_dphy_calc_config(unsigned long pixel_clock, unsigned int bpp, unsigned int lanes, + unsigned long long hs_clk_rate, struct phy_configure_opts_mipi_dphy *cfg) { - unsigned long long hs_clk_rate; unsigned long long ui; if (!cfg) return -EINVAL; - hs_clk_rate = pixel_clock * bpp; - do_div(hs_clk_rate, lanes); + if (!hs_clk_rate) { + hs_clk_rate = pixel_clock * bpp; + do_div(hs_clk_rate, lanes); + } ui = ALIGN(PSEC_PER_SEC, hs_clk_rate); do_div(ui, hs_clk_rate); @@ -74,6 +76,26 @@ int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, return 0; } +int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, + unsigned int bpp, + unsigned int lanes, + struct phy_configure_opts_mipi_dphy *cfg) +{ + return phy_mipi_dphy_calc_config(pixel_clock, bpp, lanes, 0, cfg); + +} + +int phy_mipi_dphy_get_default_config_for_hsclk(unsigned long long hs_clk_rate, + unsigned int lanes, + struct phy_configure_opts_mipi_dphy *cfg) +{ + if (!hs_clk_rate) + return -EINVAL; + + return phy_mipi_dphy_calc_config(0, 0, lanes, hs_clk_rate, cfg); + +} + /* * Validate D-PHY configuration according to MIPI D-PHY specification * (v1.2, Section Section 6.9 "Global Operation Timing Parameters"). diff --git a/include/phy-mipi-dphy.h b/include/phy-mipi-dphy.h index a877ffee84..1ac128d78d 100644 --- a/include/phy-mipi-dphy.h +++ b/include/phy-mipi-dphy.h @@ -279,6 +279,9 @@ int phy_mipi_dphy_get_default_config(unsigned long pixel_clock, unsigned int bpp, unsigned int lanes, struct phy_configure_opts_mipi_dphy *cfg); +int phy_mipi_dphy_get_default_config_for_hsclk(unsigned long long hs_clk_rate, + unsigned int lanes, + struct phy_configure_opts_mipi_dphy *cfg); int phy_mipi_dphy_config_validate(struct phy_configure_opts_mipi_dphy *cfg); #endif /* __PHY_MIPI_DPHY_H_ */ From patchwork Sun Jul 14 10:53:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3277 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9B21540F59 for ; Sun, 14 Jul 2024 12:54:01 +0200 (CEST) Received: by mail-lj1-f197.google.com with SMTP id 38308e7fff4ca-2ee97349a5fsf35452551fa.3 for ; Sun, 14 Jul 2024 03:54:01 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954441; cv=pass; d=google.com; s=arc-20160816; b=tyViYz/kuF+xz7e8ui0+Cf/QB9w8tvIfinCFj01UbibgKPv/Yk+atzJmYKId4ZdLer oLXu5qjfFIzZU75W0CLS41Pb3rqLo3R6RciHmSX6UI7rOCrGZhbF39c6ur1QN3VW6dI6 fa3tkbXM28Jn3NrMMGykJgqsIOEuvMxnLw0p46D3nbPlZK6JdEBetlv0pAiPwu4y+uao Vyan7WrAt6ka/bw4XVyOy0VMWiGFxg2r9wPLNGb2AkByw8hmcP+fHKle/XepaQqoug+g xeNJPzDYtuDGt0p+yHNQVR2JcI2wCb3feAWU0d4lHyOG+VF4v1OHkaUpmP9RmVMjS86e hM0g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=PVfTnoNgWRG2WWFnrXHoSLZ2R+QEXjCyhr42niBzrLQ=; fh=jSr+inGOB/yy9611WUDYDIxp+iVTTqKvmv55N2UMDGY=; b=OQtWzxiJGhXW6SWiSB3DdagOJHLgM2JiCCWyLSTUKqZk3p//5pOxunu3zXvdFoUp+i mWb91C4mEBXa1kjn6cB0UIGGDL6Z6T4VBRL/96dBTybSYBuR8T7R7V+goRJ0zohJwXBY VHkeOK6N+nPZfu9txzRqcb9iQzS5cGe0q/grEy453VWtqWPiuJURbc06lssWnBsSd2/K S/e0OsP5SvjTrqGyLoFnGlXCk58UD+wxFBN5RrdzISycII/2e9Ikpwwn5sFIAs0gqItJ v7EWVwjsEu1NDaSoHT0VDWHPlj9fwz0rEv2QXuVMViHggs7jBZs9eFJr0xH6HXgYdySb i0KQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rCdzOkVV; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954441; x=1721559241; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=PVfTnoNgWRG2WWFnrXHoSLZ2R+QEXjCyhr42niBzrLQ=; b=J7qHiCXk9w363OtP3zEEia23jvM2JlEXlipekwDmJuOQt/Pq9JI0cNMylmaumY3Ww3 y39+zQRXnhVRqWutVqJL5wopcoxvdtZ/452IYTsr6qijoj0xqeHLHjrZ8QIZOAlpAIF4 BjYmbbQ2rbFPcXFEDXo2x/xQ+9wgecGr7aAjY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954441; x=1721559241; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=PVfTnoNgWRG2WWFnrXHoSLZ2R+QEXjCyhr42niBzrLQ=; b=akTkG44MhpJZs3enWw89NZ21EHLkB4lFmwmUhRQ6h9zYkcBko6is7hCC9w5KTAhEuq K2KHvUNXl5P8wzTgubfn1xSZTFw2BcZhMczAekJ6hPC9a16LqykFED+0GioNpAZX0nVW MKXf+05r6hHPWYzKucBkMmZCvvYZ9UtC8nC740z4id5NzRfld1LoIq7IrEgyP9JGDvvF GGEjp6QwFyxMl7SctX6TIj7tqc5D2yiVS0BYdcprP05A91n4Lljsz7csVt8GSQpIYAvK ZgJgf3Etu0g8dOx45aPSAN0ONQjM2e6b1Pva5uo4f3xUkvqv6BLgVuM3OMAia0Zkw10S K9CQ== X-Forwarded-Encrypted: i=2; AJvYcCXa/p7b+EZQPVQ4RyEFkhRJtelNYpCKpWa1ZMrDQldL3Kbq8VwBikGEHuxv1Dw/4fbgun/LYgZIT9QP/U351293RpFyHzxuj+eeqWRkFC689rTSqzD59M4VPiI1gg== X-Gm-Message-State: AOJu0YxuNxikRmaVZds65q0xG3ku3qP0lS0y6i5qh76qXTRSxy5PVTow Ntzik/E2o4CNJs945mHYLiK91/oDAtiFifh9RwNAgIO0DzHsfqYtQSGBA/HxKAQkAQ== X-Google-Smtp-Source: AGHT+IFOAVtnxgmfPkTF9NvgAPCZTnVaaQGshDFgpuHct3pRlabLyULrCiBIUJMidbTwUVp8Tbj7NA== X-Received: by 2002:a05:651c:169a:b0:2ee:d5c3:3878 with SMTP id 38308e7fff4ca-2eed5c33915mr39088371fa.37.1720954441046; Sun, 14 Jul 2024 03:54:01 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:32e:b0:58b:ce37:ebce with SMTP id 4fb4d7f45d1cf-59825c4211fls210895a12.1.-pod-prod-03-eu; Sun, 14 Jul 2024 03:53:59 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUH1D+ZaSPiVeT9n2VlheC8QhKuPLKeHr6uAX5P/X0DP/FSMhyR6R5yF95Qei7hxM+SSxRTS/j+bJc7fb8VC5MgYTVj9uTipBLhGDCWlZQ6kfL6 X-Received: by 2002:a17:906:1d50:b0:a77:d1ea:ab26 with SMTP id a640c23a62f3a-a780b89dd5bmr1072127966b.65.1720954439334; Sun, 14 Jul 2024 03:53:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954439; cv=none; d=google.com; s=arc-20160816; b=coY8rb1O8aWzu6900njIrQ85JEl2tXhHoZxPSNhc+2Qt8nTo7oE0FK+Vsku75BI9x4 SWvLmsecmW32DqGNP3Lii7ixpJpgKBJPiAO3IN8r9afxc9xGCzf+pGb3abfSjG84MWwh +ZSqTEXadPh+83jd1pkNL0BKUvrmd0ssiKMbVFaqElPuTL+5h0ZdYoXtTSceiYxqpnJp t88eUUYiSEwGavC3iSKY3IjfPVoYGkv+EgbL/d5UsEtd8Qr3uVtnnz00EbhwCHKqtXML S1Q3nx5xfuqPrFiPMYHcGMG6Wp+KxzHkj+Vsjsq5UgcijS/IUw0thzl5DVokkLzwcPP9 lfKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=UFF3VkS9CogNcGTm1c94A5k2cs51ThCGRz+LfvSTAgU=; fh=RmzkY6iJCMjCEdLztQL8Cjqyy0uco8Riz/VIvCmeLv4=; b=g1ebszBxWXg6I5wLWEdrBBKJg6IPaGSp0oxRQnITqaFY5dws0paqXpGHCrXPXhe1Uy 2IDwnsQCHAsfBsvXqXXqIqui0U05EZ1XoBPfaburpVEWoZCGWafLUe0YEDbuKHoCg5Pc eYHyzrQ5UL0iWGsSQqOxVW8PvnOdUldvkXit1KA+RjdeOHZDNU5LFRB/uIdWqTlw+YU4 CtjNSNRbE1fy8+I1unb0hwfJhsA+homD2wzsIGFV5vbo1jloKsbFzABHVY1tZBIoMbD7 +9u2t9kM6+2luIsqNN3uUQQnjVxRCN8CQ5tJR8BP0sFB/RBl+uhSfybBbHy+1yiLpt7y qfyA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rCdzOkVV; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc59ebdbsor36615766b.2.2024.07.14.03.53.59 for (Google Transport Security); Sun, 14 Jul 2024 03:53:59 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCW+PdvaS+uqhsKvS0zMu7h5HKU4F+sNE30SOThxIgkYwmnblRwy9dnMu1Pb0IGcy2Rg72QPp4hlWlfh5iZcmihZjOnRotK51NyH/1tFCPNgLjMP X-Received: by 2002:a17:907:1c10:b0:a72:4b4a:a626 with SMTP id a640c23a62f3a-a780b89dde4mr1409583566b.68.1720954437017; Sun, 14 Jul 2024 03:53:57 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:56 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 20/25] phy: dphy: Correct lpx parameter and its derivatives(ta_{get,go,sure}) Date: Sun, 14 Jul 2024 12:53:23 +0200 Message-ID: <20240714105328.35825-20-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rCdzOkVV; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Upstream linux commit 3153fa38e38af5. According to the comment of the function phy_mipi_dphy_get_default_config(), it uses minimum D-PHY timings based on MIPI D-PHY specification. They are derived from the valid ranges specified in Section 6.9, Table 14, Page 41 of the D-PHY specification (v1.2). The table 14 explicitly mentions that the minimum T-LPX parameter is 50 nanoseconds and the minimum TA-SURE parameter is T-LPX nanoseconds. Likewise, the kernel doc of the 'lpx' and 'ta_sure' members of struct phy_configure_opts_mipi_dphy mentions that the minimum values are 50000 picoseconds and @lpx picoseconds respectively. Also, the function phy_mipi_dphy_config_validate() checks if cfg->lpx is less than 50000 picoseconds and if cfg->ta_sure is less than cfg->lpx, which hints the same minimum values. Without this patch, the function phy_mipi_dphy_get_default_config() wrongly sets cfg->lpx to 60000 picoseconds and cfg->ta_sure to 2 * cfg->lpx. So, let's correct them to 50000 picoseconds and cfg->lpx respectively. Note that I've only tested the patch with RM67191 DSI panel on i.MX8mq EVK. Help is needed to test with other i.MX8mq, Meson and Rockchip platforms, as I don't have the hardwares. Signed-off-by: Liu Ying Link: https://lore.kernel.org/r/20220216071257.1647703-1-victor.liu@nxp.com Signed-off-by: Vinod Koul Signed-off-by: Michael Trimarchi --- drivers/phy/phy-core-mipi-dphy.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/phy/phy-core-mipi-dphy.c b/drivers/phy/phy-core-mipi-dphy.c index de467c2352..7a7cc4dc5b 100644 --- a/drivers/phy/phy-core-mipi-dphy.c +++ b/drivers/phy/phy-core-mipi-dphy.c @@ -64,10 +64,10 @@ static int phy_mipi_dphy_calc_config(unsigned long pixel_clock, cfg->hs_trail = max(4 * 8 * ui, 60000 + 4 * 4 * ui); cfg->init = 100; - cfg->lpx = 60000; + cfg->lpx = 50000; cfg->ta_get = 5 * cfg->lpx; cfg->ta_go = 4 * cfg->lpx; - cfg->ta_sure = 2 * cfg->lpx; + cfg->ta_sure = cfg->lpx; cfg->wakeup = 1000; cfg->hs_clk_rate = hs_clk_rate; From patchwork Sun Jul 14 10:53:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3278 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id EE2B240F59 for ; Sun, 14 Jul 2024 12:54:02 +0200 (CEST) Received: by mail-lj1-f199.google.com with SMTP id 38308e7fff4ca-2ee95497b77sf35231741fa.1 for ; Sun, 14 Jul 2024 03:54:02 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954442; cv=pass; d=google.com; s=arc-20160816; b=AvsvwaLzs7CDo/iOsp0VEdzN5m8l2XtyFgs7C0iNf4r5/dhOs6O0Salto5qRHhxlDP z6E4L9QWrAG+hs9MAozXkZch1YhDGLSafnuOQjGgVGLJtVPnzcJbQetwf0MCsaAgucec RX+JDhUbIWtt263BvFeNSCLu4Omx33HqLoCxCxbnY1ODG4IkZHJvyWQYfTOl6Anz70dG wqx1x/0dI3Dt45jbyrde4H2EjWgusSWC6WOnyJdXXgm+/P5JRoG50VZkN0CXRg4E0ZLr ZPg2Fw7dZk4F7DlhdotwLgWl/qFbuKLgXkW6Kyo3phfi9QFLwuuerBtVCvZhD8CsoU0Z BfYg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=e/RPqzzKrC8KkhhfqoobinWC79JKSHi8lfntzaLm5a0=; fh=Tg4qKv8ZIQpZ9t/LqVlGZ4mlK4+k1UiFkcCSPBUuFTc=; b=ExElXZ4ZT7pmhFuwVmgqZ15+aonIMkZgunUOqXuGDFJiD+WfqXx7UfamveAgIefm4g OM72TUfgUufgYdFntmRg3dlXpRXeW4gnH48UBJGgcFGnctF3FQHya3APLVlqm6mesKtj VU7rO6L9RvDYXH5Sx8LK0L23iOg2rFE+qdpMAhp6lEYIhzSW2tNrU0UIEAJKRPzhO1Tp ve72PpOWMrm2FIVon36el7dq8UvQYDZxcAMMmzTZm6Oddqhj4AL5bOKgz0dbfNaQMHXu OXgf/R/lMiLM2OWjDzy02a4b3eexAKNgzWHNg2+/znFGK6PTCpF+haXOP/5BApKAF/xK XV3w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=icX1RRpH; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954442; x=1721559242; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:content-transfer-encoding:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to; bh=e/RPqzzKrC8KkhhfqoobinWC79JKSHi8lfntzaLm5a0=; b=CGVclMfxrKqSGl/Iaq/TCG9wJQ7UXi0lDS31BiW3uK1AZ+3Mu4rqtMe5vhxxwjiNuz 6LBbu43tzPjjwLZxXkgZFpa12PKz7+IrCEYWw0zIjQo2vGan7SbSZIdurG3k3gQ1wkj9 3ZKe/7lN84TaAjbgN5/M94JX1nw7gZyZOPyyY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954442; x=1721559242; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-beenthere:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=e/RPqzzKrC8KkhhfqoobinWC79JKSHi8lfntzaLm5a0=; b=tySLAFaNaQE3A0hT/RgpbvwBcAMVrL8Mk3OX+CmtRGIFB5Xs98dM1+IPoNb23WdUTV G1HHur8hjjYwfPhb5s2adbD81IvbJhHXzqIoJPsIzdLtm7iDHwmhqYWq2MA49OgyRQS+ MGJHuXTAWVwEuW3pqRmrnLUUgISrT0C0EnrRlOBUhUul1hW3ZnQwa6+pEpJcp9/sVwDo drmLkwDJojahPc6aerfgD+pnyFT7Mib0r6OoUJ3h5sZGeSYSGcuw6Y6ikDG/Meh4PJwy 8bDEyaxsYed5sD0G99oTVWYz2stTTfiZC4QfadnU4EqfJzfIjDkp/MhmZ9zxGyY3nHlo uxDg== X-Forwarded-Encrypted: i=2; AJvYcCU+vCAZpZvEJ0k+oce2HtJdKIeHGDYUtF9Dn0l7vak6HmtWI7I0K5eVcqDaCnmAh+5srDMl6AU2BKYByh+9oESLN4bkjxHZvP/raLh4ac10cIxX2C2werYG/WB7QA== X-Gm-Message-State: AOJu0Yx8DAK0DC0SgnzprSftlr3ioO2kCtxYtFcIFtzUxSRp+53Qi2TF pu7iJ9P4Tqx2f/G62kxganCf935KSyMVaKaXVnM7y3WNJwUJwftbUG5GCbruVDInwg== X-Google-Smtp-Source: AGHT+IHGwdw+1jjUxRR2De40X7iy3o8YKthrKIyxuM3k9/KS+HajEV2jUcrKvL813XPJPv9Vl7IKnw== X-Received: by 2002:a2e:8297:0:b0:2ee:8aed:ddba with SMTP id 38308e7fff4ca-2eeb30b8ae7mr120691221fa.4.1720954442411; Sun, 14 Jul 2024 03:54:02 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:5249:b0:599:9c73:c38b with SMTP id 4fb4d7f45d1cf-5999c73c444ls1016105a12.2.-pod-prod-08-eu; Sun, 14 Jul 2024 03:54:01 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWAL/BoKD/H7a7zCeba26v5xsMT/y6W5IQGWyRjpNVu0ko9uRwhHH+LzFP0g6KXzRWbIdgYu4hmP+MtsXW/wfjoKZRe6/bJ9r8nMN1EH6HLvMrH X-Received: by 2002:a17:906:f6d5:b0:a75:3c2d:cd8e with SMTP id a640c23a62f3a-a780b6b1941mr1052399266b.27.1720954440718; Sun, 14 Jul 2024 03:54:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954440; cv=none; d=google.com; s=arc-20160816; b=QAoB6fUUOfMLF3ehZRve5RAx2zhpaf1tijsaWlBcLtX+yq37WlSQIAxJsztTv4ax/P 9URwIkSfvjBDHJe0QkgJ5ZaGRfKiS2oRY5QeEYrchGH3lQYNm10j8+K/Sc53KAeEXynq TGhe6kz5fJOap0NhC9v999w3dujS2s3ss8hB1uQSwmKiyMW3ADNVN2S84YpGcyBWRWEW yyHmm9DL9hkjZY3Lp4kzjvwPrDfNL9KsVyZ2dn2JmL8NyHyP9MEYgfiy1yZPMdY6WZyU 9/JOu2JW8aSg8N5aH6cDmSOZJw1Yoa5fkTOGfcQN7jbrwhV7zMBv1tHjtbXcf/0b4zOy wfcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ExSEdrVHAuGJCeNa1DulbUhbsfDuL+nFSoEwjoPzUm8=; fh=YX3It5SZRi6nbUQo74J+0ZVSSfypr8ADLORY3IMVAI0=; b=f5v0ryy2JvHoCYGHvHyzg5UUsrYyyxqO5n6MMH6g/v2M95lRcp09G3CSKeHW//pBZ1 Hg/e1xGIjbXl/UR9cjN+tvJnoEAyqwEyuwOz6Iy3fgqdi3MgQN+pDn9SkRi4WY4Qke/X TJeWkDQajs4J6Dm0GrIOaNZhc9xSabqg9Bnrtwa9ID9nI2mXnDvoCqFe8YSRJIFFph+X BG0XnyY01eu+NgtU4X8Kh7HPzto23iXHG/WRzwvnSUlC2NenihBEDjb9lruQuhQ/PAij dRmOwzL+Roh53zr9JWx+VxLrL1fmrbZmAM8LSwMLQZIAlYR69zedvmffQfzxFukpW7SI sang==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=icX1RRpH; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc5928desor46080066b.4.2024.07.14.03.54.00 for (Google Transport Security); Sun, 14 Jul 2024 03:54:00 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCV/r8dxuwJxE/HfXcifbwoGIkzBNBruDTxl88LchMa068XIjaD2Jnq3FapwRibRtfEA80m3Qly97GywH/tEIIEUM8z3JyVG1T56yWlMEgFa20vi X-Received: by 2002:a17:906:c154:b0:a72:455f:e8b with SMTP id a640c23a62f3a-a780b5057b4mr1494352566b.0.1720954440252; Sun, 14 Jul 2024 03:54:00 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.53.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:53:59 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 21/25] phy: dphy: Correct clk_pre parameter Date: Sun, 14 Jul 2024 12:53:24 +0200 Message-ID: <20240714105328.35825-21-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=icX1RRpH; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Upstream linux commit 9a8406ba1a9a29. The D-PHY specification (v1.2) explicitly mentions that the T-CLK-PRE parameter's unit is Unit Interval(UI) and the minimum value is 8. Also, kernel doc of the 'clk_pre' member of struct phy_configure_opts_mipi_dphy mentions that it should be in UI. However, the dphy core driver wrongly sets 'clk_pre' to 8000, which seems to hint that it's in picoseconds. So, let's fix the dphy core driver to correctly reflect the T-CLK-PRE parameter's minimum value according to the D-PHY specification. I'm assuming that all impacted custom drivers shall program values in TxByteClkHS cycles into hardware for the T-CLK-PRE parameter. The D-PHY specification mentions that the frequency of TxByteClkHS is exactly 1/8 the High-Speed(HS) bit rate(each HS bit consumes one UI). So, relevant custom driver code is changed to program those values as DIV_ROUND_UP(cfg->clk_pre, BITS_PER_BYTE), then. Note that I've only tested the patch with RM67191 DSI panel on i.MX8mq EVK. Help is needed to test with other i.MX8mq, Meson and Rockchip platforms, as I don't have the hardwares. Tested-by: Liu Ying # RM67191 DSI panel on i.MX8mq EVK Reviewed-by: Andrzej Hajda Reviewed-by: Neil Armstrong # for phy-meson-axg-mipi-dphy.c Tested-by: Neil Armstrong # for phy-meson-axg-mipi-dphy.c Tested-by: Guido Günther # Librem 5 (imx8mq) with it's rather picky panel Reviewed-by: Laurent Pinchart Signed-off-by: Liu Ying Link: https://lore.kernel.org/r/20220124024007.1465018-1-victor.liu@nxp.com Signed-off-by: Vinod Koul Signed-off-by: Michael Trimarchi --- drivers/phy/meson-axg-mipi-dphy.c | 2 +- drivers/phy/phy-core-mipi-dphy.c | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/phy/meson-axg-mipi-dphy.c b/drivers/phy/meson-axg-mipi-dphy.c index 3f89de1997..fb10ccca6a 100644 --- a/drivers/phy/meson-axg-mipi-dphy.c +++ b/drivers/phy/meson-axg-mipi-dphy.c @@ -237,7 +237,7 @@ static int phy_meson_axg_mipi_dphy_power_on(struct phy *phy) (DIV_ROUND_UP(priv->config.clk_zero, temp) << 16) | (DIV_ROUND_UP(priv->config.clk_prepare, temp) << 24)); regmap_write(priv->regmap, MIPI_DSI_CLK_TIM1, - DIV_ROUND_UP(priv->config.clk_pre, temp)); + DIV_ROUND_UP(priv->config.clk_pre, BITS_PER_BYTE)); regmap_write(priv->regmap, MIPI_DSI_HS_TIM, DIV_ROUND_UP(priv->config.hs_exit, temp) | diff --git a/drivers/phy/phy-core-mipi-dphy.c b/drivers/phy/phy-core-mipi-dphy.c index 7a7cc4dc5b..8341b78e0d 100644 --- a/drivers/phy/phy-core-mipi-dphy.c +++ b/drivers/phy/phy-core-mipi-dphy.c @@ -36,7 +36,7 @@ static int phy_mipi_dphy_calc_config(unsigned long pixel_clock, cfg->clk_miss = 0; cfg->clk_post = 60000 + 52 * ui; - cfg->clk_pre = 8000; + cfg->clk_pre = 8; cfg->clk_prepare = 38000; cfg->clk_settle = 95000; cfg->clk_term_en = 0; From patchwork Sun Jul 14 10:53:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3279 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 88A1740F59 for ; Sun, 14 Jul 2024 12:54:04 +0200 (CEST) Received: by mail-lj1-f198.google.com with SMTP id 38308e7fff4ca-2ee87e69b53sf32896941fa.0 for ; Sun, 14 Jul 2024 03:54:04 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954444; cv=pass; d=google.com; s=arc-20160816; b=Tu77k0025Fvlnsn5SP/H7o0HRlT2zFx+83xZ4R2hqkliORFfkk1TudoekIyvE6+Exh HQhFhjEGFiKiQ/5JCeRelAWxnzydd4P4tqrJOvfLyPvse+nG72s1pMrblFR+ilqx2tEI OMOg8e8NL+c2sVdecnfinljMMTjE4NTlmmXXftMxorXT2eigPnwllE2undt5E110x8Du SpRPKH0ah15L8K1NOmKZ5tLVVbc0wvTJztkksEl304kjkuqFL2NbZSrZanEdto8JQDTu wPEEbfJsl4JN7+Hl/ss0iFhYAhQo0ptBN1XpDcuPckROrGbWjDrUoDupIxYqm3jArZaT wfFw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=IX2bI+AYYcyF4AJ8YY33jhHNvGyHcGPs5OrGSUzBR5k=; fh=Ljk0VZQfULdBYc0EWcQQSlxMAnCxUc9h1LLGkAXmb7w=; b=kxibdrEqphsbg2ZNWC6LJ7f5JKky0DWCAxZjWwP7ILweshe/yTsKFvCJfh1mw5JSG4 0U48ijBM113qoz+Xh+S+d644DX+F8ZGsiB9mKOYS82mRbZZOakP3DbcajViwXcJs60SI +yiSQjhnYMxPbr1P+imXQnPungkQWrre9Har1RFBweZOSkDtuXzxADzYFwkkkYfN9XEA pQnVsDKIpkV0K51xd8zfA0sU+hjpVcE0NvuwsPnoEVpylJHF2oP+ywp4up73q4nd4zWJ YZ2Zcx3fNBun3sef74EIvQBbsLivY50x3wHT9ji0NIwXDUW4KIjWrdEFDrFQi85k1DwN ihRA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jl5qOMRt; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954444; x=1721559244; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=IX2bI+AYYcyF4AJ8YY33jhHNvGyHcGPs5OrGSUzBR5k=; b=KD4BAcNkSvTtfrsEmXIbNuz3nZXg3f9crLditi+G/SoPIuJmnaeW4CRAl0yCg7FOZj 6+C/+fiVApcOdJJGIBPQ1wFMd86AO2jeWcSe+vpjrRHM8fs9St0d9bP9ADBsL8HBfTMx fY8C5JZKvDRP5000RQ6NoQENAsqsbKT9Kh8jA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954444; x=1721559244; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=IX2bI+AYYcyF4AJ8YY33jhHNvGyHcGPs5OrGSUzBR5k=; b=Z3DmrUNnyn3f+EYdgwD3AbAbPsnz6qFXyFYSr3oVbbDQRWORQEOZCoqN76h4xEZJ6V BEWK4310/m1l/4GWdvn9xE2Pyk8oyufvJaX5cmYBo/2VUS7PkavBLpMT4Qd9dUAaQNKD jIONpWZgSX/BDq5VIFY8yiJSn3GF66mVSu7C+3CvoFc4BmQlnafNhnpwaPINVG+hgVuf q7IEbXjzGwhAvd/kTp2sFeVgrXPnWisNfddQG7gdABnNTG+1Qz2O9fBby43EopObjMWy VkkihVeMZD5Zgfguxkv4fkh7Xp4bJw4/IE5l0ubt6WZGJnopbhqJ2tKB1oWpmpxV3Ns2 0UVQ== X-Forwarded-Encrypted: i=2; AJvYcCWLWKpCkssxKldDV5TeX861YGTdmTB8CBpnSV6vl+FFv/4knJIpCeMwBOI5Aku1mIFl/1jYQj4xpw9ACvLPvGjMVf0ifEmSIrTsnJeSP/PwHricpZLPTraimw1J1w== X-Gm-Message-State: AOJu0YyjRPglShPavLnP1FjIZ0ourzg5DhKqErKfJtPxZueDfV9ON4dF 9r9FFuuZjFPHoEQ2rSgpWjPAlNzZQw9MIhkR5rGU2KaaINyIwWwYpp4Xm5UDH5sUdA== X-Google-Smtp-Source: AGHT+IG3revoa2K/UtM3fsxMDfOgu6VF7RSgCtAqLNE6wmOovwo9MMVJiKxAInC4R3NmqUl+I4tOJw== X-Received: by 2002:a2e:a792:0:b0:2ec:4f0c:36f9 with SMTP id 38308e7fff4ca-2eeb3169f11mr175355521fa.36.1720954444013; Sun, 14 Jul 2024 03:54:04 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a2e:a481:0:b0:2ec:6de2:327 with SMTP id 38308e7fff4ca-2eec93a6dfbls18377161fa.1.-pod-prod-05-eu; Sun, 14 Jul 2024 03:54:02 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWIs5dNOsrgizytc2+w2CQJU3owodSYxL8AglW8+f/M2RYHUPNljbIPWEwu2DxmIvROlI6Zt14UusCyAjR3+VDFpMxIg+iIdLKjn9OjtUHAOYfK X-Received: by 2002:a2e:2ac3:0:b0:2ee:7a7e:8ebd with SMTP id 38308e7fff4ca-2eeb318892fmr129353391fa.46.1720954442029; Sun, 14 Jul 2024 03:54:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954442; cv=none; d=google.com; s=arc-20160816; b=v3J5OVJ+KSoBOGy2LgHHm8YDQvFQD40Ke/+gHV1vUJ1TjnhGUq0pixQOEoSypbiKGL SXMpeVmW/oqe9xlJmv1utPyxUuSBIIP/ogrDtGVOtomlwWPhYugmgQMuHTn8vBab4QTL S4sK52bGC56U8R4HXO7Ad61bQAPxgacDgFgJR0uEA34AvmOidVcuBSUmDOuGgfl26v6H au/l5Gx7XxHYCrtnacUkWaDLh9Ui2rMBfWcAZdzDpYfQYjch5ZQ4SdZKCXVI70RXlH7Z YIGF/N5E0FeM/wJb2YfqfYya/piMAeJ7wCMv3A7gmUAFyDZG2IBOrg/PtKmkDTdaK2IX I9Mw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=WD7ZmfhocDYBRfei8FW+9wSfSoFIOqwvjpGxjOjRVBs=; fh=M2DrecPPASAAKlS4yAhqvuK1lkqPBnnUYLdjWtlCtco=; b=KNwNds/5IenS4xRdYZQkuvvn1RC61bLEjWQU5is64hz7XEiAIR3TZJOrKwtaWa9Lyt 93p4J+s2j/hVNTLsdf1J7iTAwdy3V7b9thm4slLxARyxzZNNQnNpU18KXrO4Hd8sPV68 9AmYkKPTo1sqeZNZ1+7XIInMx6VGp/nrqfUvzg3mHOQuYmNMRGw1gaoRh101P4KiwzW5 YpKDMNYvG0xa5Zu9mKI0btDPCW39P2kQSNodySVgwzOqfjAkBU+UcBdDSlSey5VMtwje 3nb4sODs5r5Jj9RvvUAGjzk6F/6O2H8WCKoVndDQRXlFQDkUulCm43nH4J6TAvNe87o0 Ku/A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jl5qOMRt; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 38308e7fff4ca-2eee179d7e4sor4910261fa.2.2024.07.14.03.54.01 for (Google Transport Security); Sun, 14 Jul 2024 03:54:02 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCXDF2umL3kPo1HGq8LZEwj20p9VOM8cD8nPxjPqvSoNN2eyIqRz5e42lV4tFhnXUiaPINGSv4YSlewKhljO00eGt508xIRXxnO1HcZ1c8lVoH9d X-Received: by 2002:a2e:3306:0:b0:2ee:8454:1c25 with SMTP id 38308e7fff4ca-2eeb316b020mr127177841fa.34.1720954441617; Sun, 14 Jul 2024 03:54:01 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.54.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:54:01 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 22/25] lib: div64: sync with Linux Date: Sun, 14 Jul 2024 12:53:25 +0200 Message-ID: <20240714105328.35825-22-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jl5qOMRt; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Sync with Linux commit fc4a0db4149af ("Merge tag '6.5'"). Cc: Tom Rini Signed-off-by: Michael Trimarchi --- include/linux/math64.h | 110 +++++++++++++++++++++++++++++++++++++++++ 1 file changed, 110 insertions(+) diff --git a/include/linux/math64.h b/include/linux/math64.h index eaa9fd5b96..0e684bb2be 100644 --- a/include/linux/math64.h +++ b/include/linux/math64.h @@ -1,3 +1,4 @@ +/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _LINUX_MATH64_H #define _LINUX_MATH64_H @@ -12,6 +13,11 @@ /** * div_u64_rem - unsigned 64bit divide with 32bit divisor with remainder + * @dividend: unsigned 64bit dividend + * @divisor: unsigned 32bit divisor + * @remainder: pointer to unsigned 32bit remainder + * + * Return: sets ``*remainder``, then returns dividend / divisor * * This is commonly provided by 32bit archs to provide an optimized 64bit * divide. @@ -24,6 +30,11 @@ static inline u64 div_u64_rem(u64 dividend, u32 divisor, u32 *remainder) /** * div_s64_rem - signed 64bit divide with 32bit divisor with remainder + * @dividend: signed 64bit dividend + * @divisor: signed 32bit divisor + * @remainder: pointer to signed 32bit remainder + * + * Return: sets ``*remainder``, then returns dividend / divisor */ static inline s64 div_s64_rem(s64 dividend, s32 divisor, s32 *remainder) { @@ -33,6 +44,11 @@ static inline s64 div_s64_rem(s64 dividend, s32 divisor, s32 *remainder) /** * div64_u64_rem - unsigned 64bit divide with 64bit divisor and remainder + * @dividend: unsigned 64bit dividend + * @divisor: unsigned 64bit divisor + * @remainder: pointer to unsigned 64bit remainder + * + * Return: sets ``*remainder``, then returns dividend / divisor */ static inline u64 div64_u64_rem(u64 dividend, u64 divisor, u64 *remainder) { @@ -42,6 +58,10 @@ static inline u64 div64_u64_rem(u64 dividend, u64 divisor, u64 *remainder) /** * div64_u64 - unsigned 64bit divide with 64bit divisor + * @dividend: unsigned 64bit dividend + * @divisor: unsigned 64bit divisor + * + * Return: dividend / divisor */ static inline u64 div64_u64(u64 dividend, u64 divisor) { @@ -53,6 +73,10 @@ static inline u64 div64_u64(u64 dividend, u64 divisor) /** * div64_s64 - signed 64bit divide with 64bit divisor + * @dividend: signed 64bit dividend + * @divisor: signed 64bit divisor + * + * Return: dividend / divisor */ static inline s64 div64_s64(s64 dividend, s64 divisor) { @@ -92,10 +116,14 @@ extern s64 div64_s64(s64 dividend, s64 divisor); /** * div_u64 - unsigned 64bit divide with 32bit divisor + * @dividend: unsigned 64bit dividend + * @divisor: unsigned 32bit divisor * * This is the most common 64bit divide and should be used if possible, * as many 32bit archs can optimize this variant better than a full 64bit * divide. + * + * Return: dividend / divisor */ #ifndef div_u64 static inline u64 div_u64(u64 dividend, u32 divisor) @@ -107,6 +135,10 @@ static inline u64 div_u64(u64 dividend, u32 divisor) /** * div_s64 - signed 64bit divide with 32bit divisor + * @dividend: signed 64bit dividend + * @divisor: signed 32bit divisor + * + * Return: dividend / divisor */ #ifndef div_s64 static inline s64 div_s64(s64 dividend, s32 divisor) @@ -228,6 +260,24 @@ static inline u64 mul_u64_u64_shr(u64 a, u64 b, unsigned int shift) #endif +#ifndef mul_s64_u64_shr +static inline u64 mul_s64_u64_shr(s64 a, u64 b, unsigned int shift) +{ + u64 ret; + + /* + * Extract the sign before the multiplication and put it back + * afterwards if needed. + */ + ret = mul_u64_u64_shr(abs(a), b, shift); + + if (a < 0) + ret = -((s64) ret); + + return ret; +} +#endif /* mul_s64_u64_shr */ + #ifndef mul_u64_u32_div static inline u64 mul_u64_u32_div(u64 a, u32 mul, u32 divisor) { @@ -257,4 +307,64 @@ static inline u64 mul_u64_u32_div(u64 a, u32 mul, u32 divisor) } #endif /* mul_u64_u32_div */ +u64 mul_u64_u64_div_u64(u64 a, u64 mul, u64 div); + +/** + * DIV64_U64_ROUND_UP - unsigned 64bit divide with 64bit divisor rounded up + * @ll: unsigned 64bit dividend + * @d: unsigned 64bit divisor + * + * Divide unsigned 64bit dividend by unsigned 64bit divisor + * and round up. + * + * Return: dividend / divisor rounded up + */ +#define DIV64_U64_ROUND_UP(ll, d) \ + ({ u64 _tmp = (d); div64_u64((ll) + _tmp - 1, _tmp); }) + +/** + * DIV64_U64_ROUND_CLOSEST - unsigned 64bit divide with 64bit divisor rounded to nearest integer + * @dividend: unsigned 64bit dividend + * @divisor: unsigned 64bit divisor + * + * Divide unsigned 64bit dividend by unsigned 64bit divisor + * and round to closest integer. + * + * Return: dividend / divisor rounded to nearest integer + */ +#define DIV64_U64_ROUND_CLOSEST(dividend, divisor) \ + ({ u64 _tmp = (divisor); div64_u64((dividend) + _tmp / 2, _tmp); }) + +/** + * DIV_U64_ROUND_CLOSEST - unsigned 64bit divide with 32bit divisor rounded to nearest integer + * @dividend: unsigned 64bit dividend + * @divisor: unsigned 32bit divisor + * + * Divide unsigned 64bit dividend by unsigned 32bit divisor + * and round to closest integer. + * + * Return: dividend / divisor rounded to nearest integer + */ +#define DIV_U64_ROUND_CLOSEST(dividend, divisor) \ + ({ u32 _tmp = (divisor); div_u64((u64)(dividend) + _tmp / 2, _tmp); }) + +/** + * DIV_S64_ROUND_CLOSEST - signed 64bit divide with 32bit divisor rounded to nearest integer + * @dividend: signed 64bit dividend + * @divisor: signed 32bit divisor + * + * Divide signed 64bit dividend by signed 32bit divisor + * and round to closest integer. + * + * Return: dividend / divisor rounded to nearest integer + */ +#define DIV_S64_ROUND_CLOSEST(dividend, divisor)( \ +{ \ + s64 __x = (dividend); \ + s32 __d = (divisor); \ + ((__x > 0) == (__d > 0)) ? \ + div_s64((__x + (__d / 2)), __d) : \ + div_s64((__x - (__d / 2)), __d); \ +} \ +) #endif /* _LINUX_MATH64_H */ From patchwork Sun Jul 14 10:53:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3280 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D179440F59 for ; Sun, 14 Jul 2024 12:54:05 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-58bd84067fdsf3352765a12.0 for ; Sun, 14 Jul 2024 03:54:05 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954445; cv=pass; d=google.com; s=arc-20160816; b=gm9yvIXTPvBW/bzaP8eARRbvTTbVEUGnaJTCVB6S3S9hUtl2zxyH+uroRNzepfPsTI dPF0PGH/IQBVwFdAmf2PZHp6u35QjDKALFMznA2WU/QUHhPjA7k3wO3CyXuAuTETj5kR hyps/cnccJ095ynjUd9GBVspLPhCbe1ofL7exV9sMBLngsMlbOrS9GIxuOGBiF/oyyi8 g7bVWlRInLZm40aDL8WH+Li6U3HSwNqD59KsdDXwsW8tkkSyMOb/eQmNmIJTsD66MJEi Z6l6Xa8BvOdDbIFVw4IE+zLrn18k9gkLLdOT8vqXFgpnCs4eL2/oLoShHagV5VkBqjH7 TLFg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=UxbTupqH28NZjasyA9coci6AqudZ04h+WYXOyIoRbf4=; fh=mK6ifkf+tb0G+ZK7A17p0rBcW/PGY8e4vu7AS8v+/h8=; b=Jrh9kllecNBhE82KjU5EmKUi6rANXtVbJJa9E0Mh3Ud9QE0verGll6Ze42e5TVix7l ZF137X85fUzF15rlyVXRWLdemGnfDcb4g7HC11C8c9MbYAe8t/Er9Y+m+VIx/rU6bhi5 uo3LagXvCWlQ/qbsnzigFaydvKFJTCwRaUy5qiknejDoQZBeyRZO91IDIvFQTWko8QIC mpnNiFDy5ywMzfHRe1lkDRJW5JVaC+GL6K4nYa2xRXm08cC99qZGtwvhC0PQyXHVgkng 6DyJ/aB9saiSFQrW2zS8Ky+34gpHzo63CTepZvvF2V2GAhgINRuJLHb0uYZlW/rNh1Bu rOyg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=A4tersEW; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954445; x=1721559245; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=UxbTupqH28NZjasyA9coci6AqudZ04h+WYXOyIoRbf4=; b=mBt9sZU+vaCF/h8nY8XkUDiaI66CSFqYXe0l97LnugnxrYbLTi38CF7kwovrWZ5Cu7 NcdGCuxVmvurNNe9hETA1IfUhkuQS8qzOjmQyzWix+2xwVqFEIBDaMNc7ShT9lhyREsP IqYWuAPzmWpDrArP+zlRTe6EBJpqMiHOwgIRI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954445; x=1721559245; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=UxbTupqH28NZjasyA9coci6AqudZ04h+WYXOyIoRbf4=; b=dA76wsETy50S81nnz4lVcWyOV56E/rJTJ/yCu6MjWeJ2oraOb5QBd7/0ei7wkkhZGW EyDc/1ujh+N6x3hPCyvpDs3RUImFzpf2K6H+pNQO4mxEa1J8aRicBnCZ8CWh0XAHY1Nk rSK/wg4+6YZipU5YrF83NunHPC6Mev7gmhGok+i8n6IuK13E0QBozELXP1t1EfPu63kN 7wP0PxaRxB0nj8sca85H+7vdMlr1oNboKkYMZ7Dl9iF7rHBiEQ55LBHdHfYW37xZ0BpW vLxLEdiqFJBhPEGnaQRrvOfsjd05wOvBeKiyR2YZ2k21YScPQH2ey7wnuUO4i9+YK8IZ vuIw== X-Forwarded-Encrypted: i=2; AJvYcCVEi1to+mt2GxX68IaW6aCspdoFG+Gl9VcpvWhxZlmmR1+9B2DZOwNg6SSKDVMucXGdOKV8X+l+Ev5f8EshNYzZwfpau8lotgCTW+N8sljtNGsp5T8lV2cE462trQ== X-Gm-Message-State: AOJu0YxX0G/MISHysHnFSixba3YlC7y6LDv0Oap7HDJj19V88l7p9tVp Uu1d4Nk2yKqahic6g8ECH5MZQmNTS+iFR2gUe/n0pHGUHZIg5DRCBhDO8Cf+N4SqQA== X-Google-Smtp-Source: AGHT+IH9J9rt21lavpqRf3oho1A4DUaRT2pQaVxE3bOLSWomV9kEqKOyDKG8y50OSYPFA7mxeK91LQ== X-Received: by 2002:a05:6402:2353:b0:58b:1737:1143 with SMTP id 4fb4d7f45d1cf-594b9b047d4mr13913011a12.9.1720954445533; Sun, 14 Jul 2024 03:54:05 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:48f:b0:57d:2188:f507 with SMTP id 4fb4d7f45d1cf-598267117b9ls1808203a12.2.-pod-prod-07-eu; Sun, 14 Jul 2024 03:54:04 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUHNOHNzT3eqqieVKzPo2wEmxdLNPRHGJKk1VBXv/xs6Wzyb++qfkr54cxrxD4zFguTBYhAQlK2kwOZjrz4YiOxKS+HqjgCLttcQhO9E8UGdK75 X-Received: by 2002:a17:906:c8c6:b0:a77:b54f:c25e with SMTP id a640c23a62f3a-a780b885f70mr1012800166b.53.1720954443765; Sun, 14 Jul 2024 03:54:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954443; cv=none; d=google.com; s=arc-20160816; b=GH4kiFoXb/DEbQwHzYZsArH9BShFlReEP5Km+wpf0m2FfGLvBPX4KzoIjPkAtWaZVU 88KJvmAwvmsrJizGtdEmAkGJZCtQpYmNW/E4hcG0wIs80A2cUoiZLxZ35yL7NkPJFCsT haBWDhlMi76feBx3W5G7RXw75VPeLiM/iNstZa73zQ31+ou+uAjuxSJw921whduYDj4c 5DIYE24GdZ7Knqu1R7ipcfjVCc8PzsDBSNk4KfkskqIlBQTAZT81RHEw1uF0ls+EHmwH 58b2eR7B479LTxH1Yu0i/YRV1btYjHMssPoKCIfMOZzhaRABNF69GlTLRXsYRivoeywg cL9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2P2DOpnkh9/mwfOA6v4gxWdfDvuoie1Dt3xkobcnxvc=; fh=Jq3jW7MMaqudy6RrN7m1pNQjtNKmjl4LyHjkLAMGCpI=; b=AVv29lZb0/VLUD1nfHzsQJusZOVSkSOu2ciqbLqVWiT89dvwBzclsRFFjIAa+WaEJP +DP44759n/0+VODDj4xvLXRzeQGwokXJDixiXJ4n4ErZQ/H2IsAHPfFeWWzdfJ0PwDw6 aDDFyfYBzECE3oPBo+bmmtDRTU+zhTifLBuVcbZjpIGu6O18cOjdaDRWdLfE+G4LyprI lv/GRWQM7xaHIVj/57bV3xjE804cX8W4iHZKaaQF0Y7dqTZ6e2N7aP2bs6gT0CnDsA0R vD6n/0D5nEMVumiHQL2CK1tJzYld/VzbI5LX3QLd1hh7KgDfV8/J2yH/E2spdYl5pEjN O0Vw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=A4tersEW; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc5b47basor53508666b.9.2024.07.14.03.54.03 for (Google Transport Security); Sun, 14 Jul 2024 03:54:03 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCUqb9TtAyLmsoTQi494aL5XjpZNMp5hpMR1O4Dc/IvbyzzM882J41NW3pQRwuoWIQkhu/MDCsE8A6hTD1meDwyiySfSinsOUaylpMOCr9KLPgc8 X-Received: by 2002:a17:906:3ad8:b0:a77:e48d:bb1 with SMTP id a640c23a62f3a-a780b68a2ebmr902322366b.2.1720954443107; Sun, 14 Jul 2024 03:54:03 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.54.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:54:02 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 23/25] video: bridge: Add Samsung DSIM bridge Date: Sun, 14 Jul 2024 12:53:26 +0200 Message-ID: <20240714105328.35825-23-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=A4tersEW; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Samsung MIPI DSIM controller is common DSI IP that can be used in various SoCs like Exynos, i.MX8M Mini/Nano. In order to access this DSI controller between various platform SoCs, the ideal way to incorporate this in the as a bridge that can support all different platform. Signed-off-by: Michael Trimarchi --- drivers/video/bridge/Kconfig | 13 + drivers/video/bridge/Makefile | 1 + drivers/video/bridge/samsung-dsi-host.c | 1639 +++++++++++++++++++++++ drivers/video/bridge/samsung-dsim.c | 149 +++ drivers/video/bridge/samsung-dsim.h | 20 + 5 files changed, 1822 insertions(+) create mode 100644 drivers/video/bridge/samsung-dsi-host.c create mode 100644 drivers/video/bridge/samsung-dsim.c create mode 100644 drivers/video/bridge/samsung-dsim.h diff --git a/drivers/video/bridge/Kconfig b/drivers/video/bridge/Kconfig index ab91727372..5cb1e7af99 100644 --- a/drivers/video/bridge/Kconfig +++ b/drivers/video/bridge/Kconfig @@ -44,6 +44,19 @@ config VIDEO_BRIDGE_ANALOGIX_ANX6345 The Analogix ANX6345 is RGB-to-DP converter. It enables an eDP LCD panel to be connected to an parallel LCD interface. +config VIDEO_BRIDGE_SAMSUNG_DSIM + bool "Enable IMX SEC DSI video support" + select MIPI_DPHY_HELPERS + select VIDEO_BRIDGE + select VIDEO_LINK + select VIDEO_MIPI_DSI + help + Enables the common driver code for the Samsung + MIPI DSI block found in SoCs from various vendors. + As this does not provide any functionality by itself (but + rather requires a SoC-specific glue driver to call it), it + can not be enabled from the configuration menu. + config VIDEO_BRIDGE_SOLOMON_SSD2825 bool "Solomon SSD2825 bridge driver" depends on PANEL && DM_GPIO diff --git a/drivers/video/bridge/Makefile b/drivers/video/bridge/Makefile index 58697e3cbe..8f49013299 100644 --- a/drivers/video/bridge/Makefile +++ b/drivers/video/bridge/Makefile @@ -8,5 +8,6 @@ obj-$(CONFIG_VIDEO_BRIDGE_PARADE_DP501) += dp501.o obj-$(CONFIG_VIDEO_BRIDGE_PARADE_PS862X) += ps862x.o obj-$(CONFIG_VIDEO_BRIDGE_NXP_PTN3460) += ptn3460.o obj-$(CONFIG_VIDEO_BRIDGE_ANALOGIX_ANX6345) += anx6345.o +obj-$(CONFIG_VIDEO_BRIDGE_SAMSUNG_DSIM) += samsung-dsim.o samsung-dsi-host.o obj-$(CONFIG_VIDEO_BRIDGE_SOLOMON_SSD2825) += ssd2825.o obj-$(CONFIG_VIDEO_BRIDGE_TOSHIBA_TC358768) += tc358768.o diff --git a/drivers/video/bridge/samsung-dsi-host.c b/drivers/video/bridge/samsung-dsi-host.c new file mode 100644 index 0000000000..9a73c5729e --- /dev/null +++ b/drivers/video/bridge/samsung-dsi-host.c @@ -0,0 +1,1639 @@ +/* + * Copyright 2024 Amarula Solutions + * Copyright 2018 NXP + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include "samsung-dsim.h" + +#define MIPI_FIFO_TIMEOUT 250000 /* 250ms */ + +#define DRIVER_NAME "samsung_dsi" + +/* reg bit manipulation */ +#define REG_MASK(e, s) (((1 << ((e) - (s) + 1)) - 1) << (s)) +#define REG_PUT(x, e, s) (((x) << (s)) & REG_MASK(e, s)) +#define REG_GET(x, e, s) (((x) & REG_MASK(e, s)) >> (s)) + +#define RGB_STATUS_CMDMODE_INSEL BIT(31) +#define RGB_STATUS_GET_RGBSTATE(x) REG_GET(x, 12, 0) + +#define CLKCTRL_TXREQUESTHSCLK BIT(31) +#define CLKCTRL_DPHY_SEL_1G BIT(29) +#define CLKCTRL_DPHY_SEL_1P5G (0x0 << 29) +#define CLKCTRL_ESCCLKEN BIT(28) +#define CLKCTRL_PLLBYPASS BIT(29) +#define CLKCTRL_BYTECLKSRC_DPHY_PLL REG_PUT(0, 26, 25) +#define CLKCTRL_BYTECLKEN BIT(24) +#define CLKCTRL_SET_LANEESCCLKEN(x) REG_PUT(x, 23, 19) +#define CLKCTRL_SET_ESCPRESCALER(x) REG_PUT(x, 15, 0) + +#define ESCMODE_SET_STOPSTATE_CNT(X) REG_PUT(x, 31, 21) +#define ESCMODE_FORCESTOPSTATE BIT(20) +#define ESCMODE_FORCEBTA BIT(16) +#define ESCMODE_CMDLPDT BIT(7) +#define ESCMODE_TXLPDT BIT(6) +#define ESCMODE_TXTRIGGERRST BIT(5) + +#define MVPORCH_SET_CMDALLOW(x) REG_PUT(x, 31, 28) +#define MVPORCH_SET_STABLEVFP(x) REG_PUT(x, 26, 16) +#define MVPORCH_SET_MAINVBP(x) REG_PUT(x, 10, 0) + +#define MHPORCH_SET_MAINHFP(x) REG_PUT(x, 31, 16) +#define MHPORCH_SET_MAINHBP(x) REG_PUT(x, 15, 0) + +#define MSYNC_SET_MAINVSA(x) REG_PUT(x, 31, 22) +#define MSYNC_SET_MAINHSA(x) REG_PUT(x, 15, 0) + +#define INTSRC_PLLSTABLE BIT(31) +#define INTSRC_SWRSTRELEASE BIT(30) +#define INTSRC_SFRPLFIFOEMPTY BIT(29) +#define INTSRC_SFRPHFIFOEMPTY BIT(28) +#define INTSRC_FRAMEDONE BIT(24) +#define INTSRC_LPDRTOUT BIT(21) +#define INTSRC_TATOUT BIT(20) +#define INTSRC_RXDATDONE BIT(18) +#define INTSRC_MASK (INTSRC_PLLSTABLE | \ + INTSRC_SWRSTRELEASE | \ + INTSRC_SFRPLFIFOEMPTY | \ + INTSRC_SFRPHFIFOEMPTY | \ + INTSRC_FRAMEDONE | \ + INTSRC_LPDRTOUT | \ + INTSRC_TATOUT | \ + INTSRC_RXDATDONE) + +#define INTMSK_MSKPLLSTABLE BIT(31) +#define INTMSK_MSKSWRELEASE BIT(30) +#define INTMSK_MSKSFRPLFIFOEMPTY BIT(29) +#define INTMSK_MSKSFRPHFIFOEMPTY BIT(28) +#define INTMSK_MSKFRAMEDONE BIT(24) +#define INTMSK_MSKLPDRTOUT BIT(21) +#define INTMSK_MSKTATOUT BIT(20) +#define INTMSK_MSKRXDATDONE BIT(18) + +#define PKTHDR_SET_DATA1(x) REG_PUT(x, 23, 16) +#define PKTHDR_GET_DATA1(x) REG_GET(x, 23, 16) +#define PKTHDR_SET_DATA0(x) REG_PUT(x, 15, 8) +#define PKTHDR_GET_DATA0(x) REG_GET(x, 15, 8) +#define PKTHDR_GET_WC(x) REG_GET(x, 23, 8) +#define PKTHDR_SET_DI(x) REG_PUT(x, 7, 0) +#define PKTHDR_GET_DI(x) REG_GET(x, 7, 0) +#define PKTHDR_SET_DT(x) REG_PUT(x, 5, 0) +#define PKTHDR_GET_DT(x) REG_GET(x, 5, 0) +#define PKTHDR_SET_VC(x) REG_PUT(x, 7, 6) +#define PKTHDR_GET_VC(x) REG_GET(x, 7, 6) + +#define FIFOCTRL_FULLRX BIT(25) +#define FIFOCTRL_EMPTYRX BIT(24) +#define FIFOCTRL_FULLHSFR BIT(23) +#define FIFOCTRL_EMPTYHSFR BIT(22) +#define FIFOCTRL_FULLLSFR BIT(21) +#define FIFOCTRL_EMPTYLSFR BIT(20) +#define FIFOCTRL_FULLHMAIN BIT(11) +#define FIFOCTRL_EMPTYHMAIN BIT(10) +#define FIFOCTRL_FULLLMAIN BIT(9) +#define FIFOCTRL_EMPTYLMAIN BIT(8) +#define FIFOCTRL_NINITRX BIT(4) +#define FIFOCTRL_NINITSFR BIT(3) +#define FIFOCTRL_NINITI80 BIT(2) +#define FIFOCTRL_NINITSUB BIT(1) +#define FIFOCTRL_NINITMAIN BIT(0) + +#define PLLCTRL_DPDNSWAP_CLK BIT(25) +#define PLLCTRL_DPDNSWAP_DAT BIT(24) +#define PLLCTRL_PLLEN BIT(23) +#define PLLCTRL_SET_PMS(x) REG_PUT(x, 19, 1) +#define PLLCTRL_SET_P(x) REG_PUT(x, 18, 13) +#define PLLCTRL_SET_M(x) REG_PUT(x, 12, 3) +#define PLLCTRL_SET_S(x) REG_PUT(x, 2, 0) + +#define MAX_MAIN_HRESOL 2047 +#define MAX_MAIN_VRESOL 2047 +#define MAX_SUB_HRESOL 1024 +#define MAX_SUB_VRESOL 1024 + +/* in KHZ */ +#define MAX_ESC_CLK_FREQ 20000 + +/* dsim all irqs index */ +#define PLLSTABLE 1 +#define SWRSTRELEASE 2 +#define SFRPLFIFOEMPTY 3 +#define SFRPHFIFOEMPTY 4 +#define SYNCOVERRIDE 5 +#define BUSTURNOVER 6 +#define FRAMEDONE 7 +#define LPDRTOUT 8 +#define TATOUT 9 +#define RXDATDONE 10 +#define RXTE 11 +#define RXACK 12 +#define ERRRXECC 13 +#define ERRRXCRC 14 +#define ERRESC3 15 +#define ERRESC2 16 +#define ERRESC1 17 +#define ERRESC0 18 +#define ERRSYNC3 19 +#define ERRSYNC2 20 +#define ERRSYNC1 21 +#define ERRSYNC0 22 +#define ERRCONTROL3 23 +#define ERRCONTROL2 24 +#define ERRCONTROL1 25 +#define ERRCONTROL0 26 + +/* Dispmix Control & GPR Registers */ +#define DISPLAY_MIX_SFT_RSTN_CSR 0x00 +#ifdef CONFIG_IMX8MN +#define MIPI_DSI_I_PRESETn_SFT_EN BIT(0) | BIT(1) +#else + #define MIPI_DSI_I_PRESETn_SFT_EN BIT(5) +#endif +#define DISPLAY_MIX_CLK_EN_CSR 0x04 + +#ifdef CONFIG_IMX8MN +#define MIPI_DSI_PCLK_SFT_EN BIT(0) +#define MIPI_DSI_CLKREF_SFT_EN BIT(1) +#else + #define MIPI_DSI_PCLK_SFT_EN BIT(8) + #define MIPI_DSI_CLKREF_SFT_EN BIT(9) +#endif +#define GPR_MIPI_RESET_DIV 0x08 + /* Clock & Data lanes reset: Active Low */ + #define GPR_MIPI_S_RESETN BIT(16) + #define GPR_MIPI_M_RESETN BIT(17) + +#define PS_TO_CYCLE(ps, hz) DIV64_U64_ROUND_CLOSEST(((ps) * (hz)), 1000000000000ULL) + +#define MIPI_HFP_PKT_OVERHEAD 6 +#define MIPI_HBP_PKT_OVERHEAD 6 +#define MIPI_HSA_PKT_OVERHEAD 6 + +/* DSIM_STATUS */ +#define DSIM_STOP_STATE_DAT(x) (((x) & 0xf) << 0) +#define DSIM_STOP_STATE_CLK BIT(8) +#define DSIM_TX_READY_HS_CLK BIT(10) +#define DSIM_PLL_STABLE BIT(31) + +/* DSIM_SWRST */ +#define DSIM_FUNCRST BIT(16) +#define DSIM_SWRST BIT(0) + +/* DSIM_TIMEOUT */ +#define DSIM_LPDR_TIMEOUT(x) ((x) << 0) +#define DSIM_BTA_TIMEOUT(x) ((x) << 16) + +/* DSIM_CLKCTRL */ +#define DSIM_ESC_PRESCALER(x) (((x) & 0xffff) << 0) +#define DSIM_ESC_PRESCALER_MASK (0xffff << 0) +#define DSIM_LANE_ESC_CLK_EN_CLK BIT(19) +#define DSIM_LANE_ESC_CLK_EN_DATA(x) (((x) & 0xf) << 20) +#define DSIM_LANE_ESC_CLK_EN_DATA_MASK (0xf << 20) +#define DSIM_BYTE_CLKEN BIT(24) +#define DSIM_BYTE_CLK_SRC(x) (((x) & 0x3) << 25) +#define DSIM_BYTE_CLK_SRC_MASK (0x3 << 25) +#define DSIM_PLL_BYPASS BIT(27) +#define DSIM_ESC_CLKEN BIT(28) +#define DSIM_TX_REQUEST_HSCLK BIT(31) + +/* DSIM_CONFIG */ +#define DSIM_LANE_EN_CLK BIT(0) +#define DSIM_LANE_EN(x) (((x) & 0xf) << 1) +#define DSIM_NUM_OF_DATA_LANE(x) (((x) & 0x3) << 5) +#define DSIM_SUB_PIX_FORMAT(x) (((x) & 0x7) << 8) +#define DSIM_MAIN_PIX_FORMAT_MASK (0x7 << 12) +#define DSIM_MAIN_PIX_FORMAT_RGB888 (0x7 << 12) +#define DSIM_MAIN_PIX_FORMAT_RGB666 (0x6 << 12) +#define DSIM_MAIN_PIX_FORMAT_RGB666_P (0x5 << 12) +#define DSIM_MAIN_PIX_FORMAT_RGB565 (0x4 << 12) +#define DSIM_SUB_VC(x) (((x) & 0x3) << 16) +#define DSIM_MAIN_VC(x) (((x) & 0x3) << 18) +#define DSIM_HSA_DISABLE_MODE BIT(20) +#define DSIM_HBP_DISABLE_MODE BIT(21) +#define DSIM_HFP_DISABLE_MODE BIT(22) +/* + * The i.MX 8M Mini Applications Processor Reference Manual, + * Rev. 3, 11/2020 Page 4091 + * The i.MX 8M Nano Applications Processor Reference Manual, + * Rev. 2, 07/2022 Page 3058 + * The i.MX 8M Plus Applications Processor Reference Manual, + * Rev. 1, 06/2021 Page 5436 + * all claims this bit is 'HseDisableMode' with the definition + * 0 = Disables transfer + * 1 = Enables transfer + * + * This clearly states that HSE is not a disabled bit. + * + * The naming convention follows as per the manual and the + * driver logic is based on the MIPI_DSI_MODE_VIDEO_HSE flag. + */ +#define DSIM_HSE_DISABLE_MODE BIT(23) +#define DSIM_AUTO_MODE BIT(24) +#define DSIM_VIDEO_MODE BIT(25) +#define DSIM_BURST_MODE BIT(26) +#define DSIM_SYNC_INFORM BIT(27) +#define DSIM_EOT_DISABLE BIT(28) +#define DSIM_MFLUSH_VS BIT(29) +/* This flag is valid only for exynos3250/3472/5260/5430 */ +#define DSIM_CLKLANE_STOP BIT(30) +#define DSIM_NON_CONTINUOUS_CLKLANE BIT(31) + +/* DSIM_ESCMODE */ +#define DSIM_TX_TRIGGER_RST BIT(4) +#define DSIM_TX_LPDT_LP BIT(6) +#define DSIM_CMD_LPDT_LP BIT(7) +#define DSIM_FORCE_BTA BIT(16) +#define DSIM_FORCE_STOP_STATE BIT(20) +#define DSIM_STOP_STATE_CNT(x) (((x) & 0x7ff) << 21) +#define DSIM_STOP_STATE_CNT_MASK (0x7ff << 21) + +/* DSIM_MDRESOL */ +#define DSIM_MAIN_STAND_BY BIT(31) +#define DSIM_MAIN_VRESOL(x, num_bits) (((x) & ((1 << (num_bits)) - 1)) << 16) +#define DSIM_MAIN_HRESOL(x, num_bits) (((x) & ((1 << (num_bits)) - 1)) << 0) + +/* DSIM_MVPORCH */ +#define DSIM_CMD_ALLOW(x) ((x) << 28) +#define DSIM_STABLE_VFP(x) ((x) << 16) +#define DSIM_MAIN_VBP(x) ((x) << 0) +#define DSIM_CMD_ALLOW_MASK (0xf << 28) +#define DSIM_STABLE_VFP_MASK (0x7ff << 16) +#define DSIM_MAIN_VBP_MASK (0x7ff << 0) + +/* DSIM_MHPORCH */ +#define DSIM_MAIN_HFP(x) ((x) << 16) +#define DSIM_MAIN_HBP(x) ((x) << 0) +#define DSIM_MAIN_HFP_MASK ((0xffff) << 16) +#define DSIM_MAIN_HBP_MASK ((0xffff) << 0) + +/* DSIM_MSYNC */ +#define DSIM_MAIN_VSA(x) ((x) << 22) +#define DSIM_MAIN_HSA(x) ((x) << 0) +#define DSIM_MAIN_VSA_MASK ((0x3ff) << 22) +#define DSIM_MAIN_HSA_MASK ((0xffff) << 0) + +/* DSIM_SDRESOL */ +#define DSIM_SUB_STANDY(x) ((x) << 31) +#define DSIM_SUB_VRESOL(x) ((x) << 16) +#define DSIM_SUB_HRESOL(x) ((x) << 0) +#define DSIM_SUB_STANDY_MASK ((0x1) << 31) +#define DSIM_SUB_VRESOL_MASK ((0x7ff) << 16) +#define DSIM_SUB_HRESOL_MASK ((0x7ff) << 0) + +/* DSIM_INTSRC */ +#define DSIM_INT_PLL_STABLE BIT(31) +#define DSIM_INT_SW_RST_RELEASE BIT(30) +#define DSIM_INT_SFR_FIFO_EMPTY BIT(29) +#define DSIM_INT_SFR_HDR_FIFO_EMPTY BIT(28) +#define DSIM_INT_BTA BIT(25) +#define DSIM_INT_FRAME_DONE BIT(24) +#define DSIM_INT_RX_TIMEOUT BIT(21) +#define DSIM_INT_BTA_TIMEOUT BIT(20) +#define DSIM_INT_RX_DONE BIT(18) +#define DSIM_INT_RX_TE BIT(17) +#define DSIM_INT_RX_ACK BIT(16) +#define DSIM_INT_RX_ECC_ERR BIT(15) +#define DSIM_INT_RX_CRC_ERR BIT(14) + +/* DSIM_FIFOCTRL */ +#define DSIM_RX_DATA_FULL BIT(25) +#define DSIM_RX_DATA_EMPTY BIT(24) +#define DSIM_SFR_HEADER_FULL BIT(23) +#define DSIM_SFR_HEADER_EMPTY BIT(22) +#define DSIM_SFR_PAYLOAD_FULL BIT(21) +#define DSIM_SFR_PAYLOAD_EMPTY BIT(20) +#define DSIM_I80_HEADER_FULL BIT(19) +#define DSIM_I80_HEADER_EMPTY BIT(18) +#define DSIM_I80_PAYLOAD_FULL BIT(17) +#define DSIM_I80_PAYLOAD_EMPTY BIT(16) +#define DSIM_SD_HEADER_FULL BIT(15) +#define DSIM_SD_HEADER_EMPTY BIT(14) +#define DSIM_SD_PAYLOAD_FULL BIT(13) +#define DSIM_SD_PAYLOAD_EMPTY BIT(12) +#define DSIM_MD_HEADER_FULL BIT(11) +#define DSIM_MD_HEADER_EMPTY BIT(10) +#define DSIM_MD_PAYLOAD_FULL BIT(9) +#define DSIM_MD_PAYLOAD_EMPTY BIT(8) +#define DSIM_RX_FIFO BIT(4) +#define DSIM_SFR_FIFO BIT(3) +#define DSIM_I80_FIFO BIT(2) +#define DSIM_SD_FIFO BIT(1) +#define DSIM_MD_FIFO BIT(0) + +/* DSIM_PHYACCHR */ +#define DSIM_AFC_EN BIT(14) +#define DSIM_AFC_CTL(x) (((x) & 0x7) << 5) + +/* DSIM_PLLCTRL */ +#define DSIM_PLL_DPDNSWAP_CLK (1 << 25) +#define DSIM_PLL_DPDNSWAP_DAT (1 << 24) +#define DSIM_FREQ_BAND(x) ((x) << 24) +#define DSIM_PLL_EN BIT(23) +#define DSIM_PLL_P(x, offset) ((x) << (offset)) +#define DSIM_PLL_M(x) ((x) << 4) +#define DSIM_PLL_S(x) ((x) << 1) + +/* DSIM_PHYCTRL */ +#define DSIM_PHYCTRL_ULPS_EXIT(x) (((x) & 0x1ff) << 0) +#define DSIM_PHYCTRL_B_DPHYCTL_VREG_LP BIT(30) +#define DSIM_PHYCTRL_B_DPHYCTL_SLEW_UP BIT(14) + +/* DSIM_PHYTIMING */ +#define DSIM_PHYTIMING_LPX(x) ((x) << 8) +#define DSIM_PHYTIMING_HS_EXIT(x) ((x) << 0) + +/* DSIM_PHYTIMING1 */ +#define DSIM_PHYTIMING1_CLK_PREPARE(x) ((x) << 24) +#define DSIM_PHYTIMING1_CLK_ZERO(x) ((x) << 16) +#define DSIM_PHYTIMING1_CLK_POST(x) ((x) << 8) +#define DSIM_PHYTIMING1_CLK_TRAIL(x) ((x) << 0) + +/* DSIM_PHYTIMING2 */ +#define DSIM_PHYTIMING2_HS_PREPARE(x) ((x) << 16) +#define DSIM_PHYTIMING2_HS_ZERO(x) ((x) << 8) +#define DSIM_PHYTIMING2_HS_TRAIL(x) ((x) << 0) + +#define DSI_MAX_BUS_WIDTH 4 +#define DSI_NUM_VIRTUAL_CHANNELS 4 +#define DSI_TX_FIFO_SIZE 2048 +#define DSI_RX_FIFO_SIZE 256 +#define DSI_XFER_TIMEOUT_MS 100 +#define DSI_RX_FIFO_EMPTY 0x30800002 + +struct samsung_dsim_driver_data { + const unsigned int *reg_ofs; + unsigned int plltmr_reg; + unsigned int has_freqband:1; + unsigned int has_clklane_stop:1; + unsigned int has_broken_fifoctrl_emptyhdr:1; + unsigned int num_clks; + unsigned int min_freq; + unsigned int max_freq; + unsigned int wait_for_reset; + unsigned int num_bits_resol; + unsigned int pll_p_offset; + const unsigned int *reg_values; + unsigned int pll_fin_min; + unsigned int pll_fin_max; + u16 m_min; + u16 m_max; +}; + +enum reg_idx { + DSIM_STATUS_REG, /* Status register */ + DSIM_RGB_STATUS_REG, /* RGB status register */ + DSIM_SWRST_REG, /* Software reset register */ + DSIM_CLKCTRL_REG, /* Clock control register */ + DSIM_TIMEOUT_REG, /* Time out register */ + DSIM_CONFIG_REG, /* Configuration register */ + DSIM_ESCMODE_REG, /* Escape mode register */ + DSIM_MDRESOL_REG, + DSIM_MVPORCH_REG, /* Main display Vporch register */ + DSIM_MHPORCH_REG, /* Main display Hporch register */ + DSIM_MSYNC_REG, /* Main display sync area register */ + DSIM_INTSRC_REG, /* Interrupt source register */ + DSIM_INTMSK_REG, /* Interrupt mask register */ + DSIM_PKTHDR_REG, /* Packet Header FIFO register */ + DSIM_PAYLOAD_REG, /* Payload FIFO register */ + DSIM_RXFIFO_REG, /* Read FIFO register */ + DSIM_FIFOCTRL_REG, /* FIFO status and control register */ + DSIM_PLLCTRL_REG, /* PLL control register */ + DSIM_PHYCTRL_REG, + DSIM_PHYTIMING_REG, + DSIM_PHYTIMING1_REG, + DSIM_PHYTIMING2_REG, + NUM_REGS +}; + +static const unsigned int exynos_reg_ofs[] = { + [DSIM_STATUS_REG] = 0x00, + [DSIM_SWRST_REG] = 0x04, + [DSIM_CLKCTRL_REG] = 0x08, + [DSIM_TIMEOUT_REG] = 0x0c, + [DSIM_CONFIG_REG] = 0x10, + [DSIM_ESCMODE_REG] = 0x14, + [DSIM_MDRESOL_REG] = 0x18, + [DSIM_MVPORCH_REG] = 0x1c, + [DSIM_MHPORCH_REG] = 0x20, + [DSIM_MSYNC_REG] = 0x24, + [DSIM_INTSRC_REG] = 0x2c, + [DSIM_INTMSK_REG] = 0x30, + [DSIM_PKTHDR_REG] = 0x34, + [DSIM_PAYLOAD_REG] = 0x38, + [DSIM_RXFIFO_REG] = 0x3c, + [DSIM_FIFOCTRL_REG] = 0x44, + [DSIM_PLLCTRL_REG] = 0x4c, + [DSIM_PHYCTRL_REG] = 0x5c, + [DSIM_PHYTIMING_REG] = 0x64, + [DSIM_PHYTIMING1_REG] = 0x68, + [DSIM_PHYTIMING2_REG] = 0x6c, +}; + +static const unsigned int exynos5433_reg_ofs[] = { + [DSIM_STATUS_REG] = 0x04, + [DSIM_RGB_STATUS_REG] = 0x08, + [DSIM_SWRST_REG] = 0x0C, + [DSIM_CLKCTRL_REG] = 0x10, + [DSIM_TIMEOUT_REG] = 0x14, + [DSIM_CONFIG_REG] = 0x18, + [DSIM_ESCMODE_REG] = 0x1C, + [DSIM_MDRESOL_REG] = 0x20, + [DSIM_MVPORCH_REG] = 0x24, + [DSIM_MHPORCH_REG] = 0x28, + [DSIM_MSYNC_REG] = 0x2C, + [DSIM_INTSRC_REG] = 0x34, + [DSIM_INTMSK_REG] = 0x38, + [DSIM_PKTHDR_REG] = 0x3C, + [DSIM_PAYLOAD_REG] = 0x40, + [DSIM_RXFIFO_REG] = 0x44, + [DSIM_FIFOCTRL_REG] = 0x4C, + [DSIM_PLLCTRL_REG] = 0x94, + [DSIM_PHYCTRL_REG] = 0xA4, + [DSIM_PHYTIMING_REG] = 0xB4, + [DSIM_PHYTIMING1_REG] = 0xB8, + [DSIM_PHYTIMING2_REG] = 0xBC, +}; + +enum reg_value_idx { + RESET_TYPE, + PLL_TIMER, + STOP_STATE_CNT, + PHYCTRL_ULPS_EXIT, + PHYCTRL_VREG_LP, + PHYCTRL_SLEW_UP, + PHYTIMING_LPX, + PHYTIMING_HS_EXIT, + PHYTIMING_CLK_PREPARE, + PHYTIMING_CLK_ZERO, + PHYTIMING_CLK_POST, + PHYTIMING_CLK_TRAIL, + PHYTIMING_HS_PREPARE, + PHYTIMING_HS_ZERO, + PHYTIMING_HS_TRAIL +}; + +static const unsigned int reg_values[] = { + [RESET_TYPE] = DSIM_SWRST, + [PLL_TIMER] = 500, + [STOP_STATE_CNT] = 0xf, + [PHYCTRL_ULPS_EXIT] = DSIM_PHYCTRL_ULPS_EXIT(0x0af), + [PHYCTRL_VREG_LP] = 0, + [PHYCTRL_SLEW_UP] = 0, + [PHYTIMING_LPX] = DSIM_PHYTIMING_LPX(0x06), + [PHYTIMING_HS_EXIT] = DSIM_PHYTIMING_HS_EXIT(0x0b), + [PHYTIMING_CLK_PREPARE] = DSIM_PHYTIMING1_CLK_PREPARE(0x07), + [PHYTIMING_CLK_ZERO] = DSIM_PHYTIMING1_CLK_ZERO(0x27), + [PHYTIMING_CLK_POST] = DSIM_PHYTIMING1_CLK_POST(0x0d), + [PHYTIMING_CLK_TRAIL] = DSIM_PHYTIMING1_CLK_TRAIL(0x08), + [PHYTIMING_HS_PREPARE] = DSIM_PHYTIMING2_HS_PREPARE(0x09), + [PHYTIMING_HS_ZERO] = DSIM_PHYTIMING2_HS_ZERO(0x0d), + [PHYTIMING_HS_TRAIL] = DSIM_PHYTIMING2_HS_TRAIL(0x0b), +}; + +static const unsigned int exynos5422_reg_values[] = { + [RESET_TYPE] = DSIM_SWRST, + [PLL_TIMER] = 500, + [STOP_STATE_CNT] = 0xf, + [PHYCTRL_ULPS_EXIT] = DSIM_PHYCTRL_ULPS_EXIT(0xaf), + [PHYCTRL_VREG_LP] = 0, + [PHYCTRL_SLEW_UP] = 0, + [PHYTIMING_LPX] = DSIM_PHYTIMING_LPX(0x08), + [PHYTIMING_HS_EXIT] = DSIM_PHYTIMING_HS_EXIT(0x0d), + [PHYTIMING_CLK_PREPARE] = DSIM_PHYTIMING1_CLK_PREPARE(0x09), + [PHYTIMING_CLK_ZERO] = DSIM_PHYTIMING1_CLK_ZERO(0x30), + [PHYTIMING_CLK_POST] = DSIM_PHYTIMING1_CLK_POST(0x0e), + [PHYTIMING_CLK_TRAIL] = DSIM_PHYTIMING1_CLK_TRAIL(0x0a), + [PHYTIMING_HS_PREPARE] = DSIM_PHYTIMING2_HS_PREPARE(0x0c), + [PHYTIMING_HS_ZERO] = DSIM_PHYTIMING2_HS_ZERO(0x11), + [PHYTIMING_HS_TRAIL] = DSIM_PHYTIMING2_HS_TRAIL(0x0d), +}; + +static const unsigned int exynos5433_reg_values[] = { + [RESET_TYPE] = DSIM_FUNCRST, + [PLL_TIMER] = 22200, + [STOP_STATE_CNT] = 0xa, + [PHYCTRL_ULPS_EXIT] = DSIM_PHYCTRL_ULPS_EXIT(0x190), + [PHYCTRL_VREG_LP] = DSIM_PHYCTRL_B_DPHYCTL_VREG_LP, + [PHYCTRL_SLEW_UP] = DSIM_PHYCTRL_B_DPHYCTL_SLEW_UP, + [PHYTIMING_LPX] = DSIM_PHYTIMING_LPX(0x07), + [PHYTIMING_HS_EXIT] = DSIM_PHYTIMING_HS_EXIT(0x0c), + [PHYTIMING_CLK_PREPARE] = DSIM_PHYTIMING1_CLK_PREPARE(0x09), + [PHYTIMING_CLK_ZERO] = DSIM_PHYTIMING1_CLK_ZERO(0x2d), + [PHYTIMING_CLK_POST] = DSIM_PHYTIMING1_CLK_POST(0x0e), + [PHYTIMING_CLK_TRAIL] = DSIM_PHYTIMING1_CLK_TRAIL(0x09), + [PHYTIMING_HS_PREPARE] = DSIM_PHYTIMING2_HS_PREPARE(0x0b), + [PHYTIMING_HS_ZERO] = DSIM_PHYTIMING2_HS_ZERO(0x10), + [PHYTIMING_HS_TRAIL] = DSIM_PHYTIMING2_HS_TRAIL(0x0c), +}; + +static const unsigned int imx8mm_dsim_reg_values[] = { + [RESET_TYPE] = DSIM_SWRST, + [PLL_TIMER] = 500, + [STOP_STATE_CNT] = 0xf, + [PHYCTRL_ULPS_EXIT] = DSIM_PHYCTRL_ULPS_EXIT(0xaf), + [PHYCTRL_VREG_LP] = 0, + [PHYCTRL_SLEW_UP] = 0, + [PHYTIMING_LPX] = DSIM_PHYTIMING_LPX(0x06), + [PHYTIMING_HS_EXIT] = DSIM_PHYTIMING_HS_EXIT(0x0b), + [PHYTIMING_CLK_PREPARE] = DSIM_PHYTIMING1_CLK_PREPARE(0x07), + [PHYTIMING_CLK_ZERO] = DSIM_PHYTIMING1_CLK_ZERO(0x26), + [PHYTIMING_CLK_POST] = DSIM_PHYTIMING1_CLK_POST(0x0d), + [PHYTIMING_CLK_TRAIL] = DSIM_PHYTIMING1_CLK_TRAIL(0x08), + [PHYTIMING_HS_PREPARE] = DSIM_PHYTIMING2_HS_PREPARE(0x08), + [PHYTIMING_HS_ZERO] = DSIM_PHYTIMING2_HS_ZERO(0x0d), + [PHYTIMING_HS_TRAIL] = DSIM_PHYTIMING2_HS_TRAIL(0x0b), +}; + +static const struct samsung_dsim_driver_data exynos3_dsi_driver_data = { + .reg_ofs = exynos_reg_ofs, + .plltmr_reg = 0x50, + .has_freqband = 1, + .has_clklane_stop = 1, + .num_clks = 2, + .max_freq = 1000, + .wait_for_reset = 1, + .num_bits_resol = 11, + .pll_p_offset = 13, + .reg_values = reg_values, + .pll_fin_min = 6, + .pll_fin_max = 12, + .m_min = 41, + .m_max = 125, + .min_freq = 500, + .has_broken_fifoctrl_emptyhdr = 1, +}; + +static const struct samsung_dsim_driver_data exynos4_dsi_driver_data = { + .reg_ofs = exynos_reg_ofs, + .plltmr_reg = 0x50, + .has_freqband = 1, + .has_clklane_stop = 1, + .num_clks = 2, + .max_freq = 1000, + .wait_for_reset = 1, + .num_bits_resol = 11, + .pll_p_offset = 13, + .reg_values = reg_values, + .pll_fin_min = 6, + .pll_fin_max = 12, + .m_min = 41, + .m_max = 125, + .min_freq = 500, + .has_broken_fifoctrl_emptyhdr = 1, +}; + +static const struct samsung_dsim_driver_data exynos5_dsi_driver_data = { + .reg_ofs = exynos_reg_ofs, + .plltmr_reg = 0x58, + .num_clks = 2, + .max_freq = 1000, + .wait_for_reset = 1, + .num_bits_resol = 11, + .pll_p_offset = 13, + .reg_values = reg_values, + .pll_fin_min = 6, + .pll_fin_max = 12, + .m_min = 41, + .m_max = 125, + .min_freq = 500, +}; + +static const struct samsung_dsim_driver_data exynos5433_dsi_driver_data = { + .reg_ofs = exynos5433_reg_ofs, + .plltmr_reg = 0xa0, + .has_clklane_stop = 1, + .num_clks = 5, + .max_freq = 1500, + .wait_for_reset = 0, + .num_bits_resol = 12, + .pll_p_offset = 13, + .reg_values = exynos5433_reg_values, + .pll_fin_min = 6, + .pll_fin_max = 12, + .m_min = 41, + .m_max = 125, + .min_freq = 500, +}; + +static const struct samsung_dsim_driver_data exynos5422_dsi_driver_data = { + .reg_ofs = exynos5433_reg_ofs, + .plltmr_reg = 0xa0, + .has_clklane_stop = 1, + .num_clks = 2, + .max_freq = 1500, + .wait_for_reset = 1, + .num_bits_resol = 12, + .pll_p_offset = 13, + .reg_values = exynos5422_reg_values, + .pll_fin_min = 6, + .pll_fin_max = 12, + .m_min = 41, + .m_max = 125, + .min_freq = 500, +}; + +static const struct samsung_dsim_driver_data imx8mm_dsi_driver_data = { + .reg_ofs = exynos5433_reg_ofs, + .plltmr_reg = 0xa0, + .has_clklane_stop = 1, + .num_clks = 2, + .max_freq = 2100, + .wait_for_reset = 0, + .num_bits_resol = 12, + /* + * Unlike Exynos, PLL_P(PMS_P) offset 14 is used in i.MX8M Mini/Nano/Plus + * downstream driver - drivers/gpu/drm/bridge/sec-dsim.c + */ + .pll_p_offset = 14, + .reg_values = imx8mm_dsim_reg_values, + .pll_fin_min = 2, + .pll_fin_max = 30, + .m_min = 64, + .m_max = 1023, + .min_freq = 1050, +}; + +static const struct samsung_dsim_driver_data * +samsung_dsim_types[DSIM_TYPE_COUNT] = { + [DSIM_TYPE_EXYNOS3250] = &exynos3_dsi_driver_data, + [DSIM_TYPE_EXYNOS4210] = &exynos4_dsi_driver_data, + [DSIM_TYPE_EXYNOS5410] = &exynos5_dsi_driver_data, + [DSIM_TYPE_EXYNOS5422] = &exynos5422_dsi_driver_data, + [DSIM_TYPE_EXYNOS5433] = &exynos5433_dsi_driver_data, + [DSIM_TYPE_IMX8MM] = &imx8mm_dsi_driver_data, + [DSIM_TYPE_IMX8MP] = &imx8mm_dsi_driver_data, +}; + +/* DSIM PLL configuration from spec: + * + * Fout(DDR) = (M * Fin) / (P * 2^S), so Fout / Fin = M / (P * 2^S) + * Fin_pll = Fin / P (6 ~ 12 MHz) + * S: [2:0], M: [12:3], P: [18:13], so + * TODO: 'S' is in [0 ~ 3], 'M' is in, 'P' is in [1 ~ 33] + * + */ + +struct samsung_dsi { + void __iomem *reg_base; + struct clk sclk_mipi; + const struct samsung_dsim_driver_data *driver_data; + + /* kHz clocks */ + uint64_t pix_clk; + uint64_t bit_clk; + uint64_t hs_clock; + + unsigned int lanes; + unsigned int channel; /* virtual channel */ + enum mipi_dsi_pixel_format format; + unsigned long mode_flags; + unsigned int pms; + + struct mipi_dsi_device *device; + uint32_t max_data_lanes; + uint64_t max_data_rate; + + struct mipi_dsi_host dsi_host; + struct display_timing timings; +}; + +static inline void samsung_dsim_write(struct samsung_dsi *dsi, + enum reg_idx idx, u32 val) +{ + writel(val, dsi->reg_base + dsi->driver_data->reg_ofs[idx]); +} + +static inline u32 samsung_dsim_read(struct samsung_dsi *dsi, enum reg_idx idx) +{ + return readl(dsi->reg_base + dsi->driver_data->reg_ofs[idx]); +} + +static int samsung_dsi_wait_for_pkt_done(struct samsung_dsi *dsim, unsigned long timeout) +{ + uint32_t intsrc; + + do { + intsrc = samsung_dsim_read(dsim, DSIM_INTSRC_REG); + if (intsrc & INTSRC_SFRPLFIFOEMPTY) { + samsung_dsim_write(dsim, DSIM_INTSRC_REG, INTSRC_SFRPLFIFOEMPTY); + return 0; + } + + udelay(1); + } while (--timeout); + + return -ETIMEDOUT; +} + +static int samsung_dsi_wait_for_hdr_done(struct samsung_dsi *dsim, unsigned long timeout) +{ + uint32_t intsrc; + + do { + intsrc = samsung_dsim_read(dsim, DSIM_INTSRC_REG); + if (intsrc & INTSRC_SFRPHFIFOEMPTY) { + samsung_dsim_write(dsim, DSIM_INTSRC_REG, INTSRC_SFRPHFIFOEMPTY); + return 0; + } + + udelay(1); + } while (--timeout); + + return -ETIMEDOUT; +} + + +static int samsung_dsi_wait_for_rx_done(struct samsung_dsi *dsim, unsigned long timeout) +{ + uint32_t intsrc; + + do { + intsrc = samsung_dsim_read(dsim, DSIM_INTSRC_REG); + if (intsrc & INTSRC_RXDATDONE) { + samsung_dsim_write(dsim, DSIM_INTSRC_REG, INTSRC_RXDATDONE); + return 0; + } + + udelay(1); + } while (--timeout); + + return -ETIMEDOUT; +} + +static int samsung_dsi_wait_pll_stable(struct samsung_dsi *dsim) +{ + uint32_t status; + ulong start; + + start = get_timer(0); /* Get current timestamp */ + + do { + status = samsung_dsim_read(dsim, DSIM_STATUS_REG); + if (status & DSIM_PLL_STABLE) + return 0; + } while (get_timer(0) < (start + 100)); /* Wait 100ms */ + + return -ETIMEDOUT; +} + +static unsigned long samsung_dsim_pll_find_pms(struct samsung_dsi *dsi, + unsigned long fin, + unsigned long fout, + u8 *p, u16 *m, u8 *s) +{ + const struct samsung_dsim_driver_data *driver_data = dsi->driver_data; + unsigned long best_freq = 0; + u32 min_delta = 0xffffffff; + u8 p_min, p_max; + u8 _p, best_p; + u16 _m, best_m; + u8 _s, best_s; + + p_min = DIV_ROUND_UP(fin, (MHZ(12))); + p_max = fin / (MHZ(6)); + + for (_p = p_min; _p <= p_max; ++_p) { + for (_s = 0; _s <= 5; ++_s) { + u64 tmp; + u32 delta; + + tmp = (u64)fout * (_p << _s); + do_div(tmp, fin); + _m = tmp; + if (_m < driver_data->m_min || _m > driver_data->m_max) + continue; + + tmp = (u64)_m * fin; + do_div(tmp, _p); + if (tmp < driver_data->min_freq * MHZ(1) || + tmp > driver_data->max_freq * MHZ(1)) + continue; + + tmp = (u64)_m * fin; + do_div(tmp, _p << _s); + + delta = abs(fout - tmp); + if (delta < min_delta) { + best_p = _p; + best_m = _m; + best_s = _s; + min_delta = delta; + best_freq = tmp; + } + } + } + + if (best_freq) { + *p = best_p; + *m = best_m; + *s = best_s; + } + + return best_freq; +} + +static int samsung_dsi_config_pll(struct samsung_dsi *dsim) +{ + int ret; + uint32_t pllctrl = 0, status, data_lanes_en, stop; + + writel(dsim->driver_data->reg_values[PLL_TIMER], + dsim->reg_base + dsim->driver_data->plltmr_reg); + + /* TODO: config dp/dn swap if requires */ + + pllctrl |= PLLCTRL_SET_PMS(dsim->pms) | PLLCTRL_PLLEN; + samsung_dsim_write(dsim, DSIM_PLLCTRL_REG, pllctrl); + + ret = samsung_dsi_wait_pll_stable(dsim); + if (ret) { + printf("wait for pll stable time out\n"); + return ret; + } + + /* wait for clk & data lanes to go to stop state */ + mdelay(1); + + data_lanes_en = (0x1 << dsim->lanes) - 1; + status = samsung_dsim_read(dsim, DSIM_STATUS_REG); + if (!(status & DSIM_STOP_STATE_CLK)) { + printf("clock is not in stop state\n"); + return -EBUSY; + } + + stop = DSIM_STOP_STATE_DAT(status); + if ((stop & data_lanes_en) != data_lanes_en) { + printf("one or more data lanes is not in stop state\n"); + return -EBUSY; + } + + return 0; +} + +static void samsung_dsi_set_main_mode(struct samsung_dsi *dsim) +{ + uint32_t bpp, hfp_wc, hbp_wc, hsa_wc, wc; + uint32_t mdresol = 0, mvporch = 0, mhporch = 0, msync = 0; + struct display_timing *timings = &dsim->timings; + unsigned int num_bits_resol = dsim->driver_data->num_bits_resol; + + mdresol |= DSIM_MAIN_VRESOL(timings->vactive.typ, num_bits_resol) | + DSIM_MAIN_HRESOL(timings->hactive.typ, num_bits_resol); + samsung_dsim_write(dsim, DSIM_MDRESOL_REG, mdresol); + + mvporch |= MVPORCH_SET_MAINVBP(timings->vback_porch.typ) | + MVPORCH_SET_STABLEVFP(timings->vfront_porch.typ) | + MVPORCH_SET_CMDALLOW(0x0); + samsung_dsim_write(dsim, DSIM_MVPORCH_REG, mvporch); + + bpp = mipi_dsi_pixel_format_to_bpp(dsim->format); + + wc = DIV_ROUND_UP(timings->hfront_porch.typ* (bpp >> 3), + dsim->lanes); + hfp_wc = wc > MIPI_HFP_PKT_OVERHEAD ? + wc - MIPI_HFP_PKT_OVERHEAD : timings->hfront_porch.typ; + wc = DIV_ROUND_UP(timings->hback_porch.typ * (bpp >> 3), + dsim->lanes); + hbp_wc = wc > MIPI_HBP_PKT_OVERHEAD ? + wc - MIPI_HBP_PKT_OVERHEAD : timings->hback_porch.typ; + + mhporch |= MHPORCH_SET_MAINHFP(hfp_wc) | + MHPORCH_SET_MAINHBP(hbp_wc); + + samsung_dsim_write(dsim, DSIM_MHPORCH_REG, mhporch); + + wc = DIV_ROUND_UP(timings->hsync_len.typ * (bpp >> 3), + dsim->lanes); + hsa_wc = wc > MIPI_HSA_PKT_OVERHEAD ? + wc - MIPI_HSA_PKT_OVERHEAD : timings->hsync_len.typ; + + msync |= MSYNC_SET_MAINVSA(timings->vsync_len.typ) | + MSYNC_SET_MAINHSA(hsa_wc); + + debug("hfp_wc %u hbp_wc %u hsa_wc %u\n", hfp_wc, hbp_wc, hsa_wc); + + samsung_dsim_write(dsim, DSIM_MSYNC_REG, msync); +} + +static void samsung_dsi_config_dpi(struct samsung_dsi *dsim) +{ + uint32_t config = 0, rgb_status = 0, data_lanes_en; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO) + rgb_status &= ~RGB_STATUS_CMDMODE_INSEL; + else + rgb_status |= RGB_STATUS_CMDMODE_INSEL; + + samsung_dsim_write(dsim, DSIM_RGB_STATUS_REG, rgb_status); + + if (dsim->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS) { + config |= DSIM_CLKLANE_STOP; + config |= DSIM_NON_CONTINUOUS_CLKLANE; + } + + if (dsim->mode_flags & MIPI_DSI_MODE_VSYNC_FLUSH) + config |= DSIM_MFLUSH_VS; + + /* disable EoT packets in HS mode */ + if (dsim->mode_flags & MIPI_DSI_MODE_EOT_PACKET) + config |= DSIM_EOT_DISABLE; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO) { + config |= DSIM_VIDEO_MODE; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_BURST) + config |= DSIM_BURST_MODE; + + else if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE) + config |= DSIM_SYNC_INFORM; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_AUTO_VERT) + config |= DSIM_AUTO_MODE; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_HSE) + config |= DSIM_HSE_DISABLE_MODE; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_HFP) + config |= DSIM_HFP_DISABLE_MODE; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_HBP) + config |= DSIM_HBP_DISABLE_MODE; + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO_HSA) + config |= DSIM_HSA_DISABLE_MODE; + } + + config |= DSIM_MAIN_VC(dsim->channel); + + if (dsim->mode_flags & MIPI_DSI_MODE_VIDEO) { + switch (dsim->format) { + case MIPI_DSI_FMT_RGB888: + config |= DSIM_MAIN_PIX_FORMAT_RGB888; + break; + case MIPI_DSI_FMT_RGB666: + config |= DSIM_MAIN_PIX_FORMAT_RGB666; + break; + case MIPI_DSI_FMT_RGB666_PACKED: + config |= DSIM_MAIN_PIX_FORMAT_RGB666_P; + break; + case MIPI_DSI_FMT_RGB565: + config |= DSIM_MAIN_PIX_FORMAT_RGB565; + break; + default: + printf("invalid pixel format\n"); + break; + } + } + + /* config data lanes number and enable lanes */ + data_lanes_en = BIT(dsim->lanes) - 1; + config |= (DSIM_NUM_OF_DATA_LANE(dsim->lanes - 1) | DSIM_LANE_EN_CLK | + DSIM_LANE_EN(data_lanes_en)); + + debug("DSIM config 0x%x\n", config); + + samsung_dsim_write(dsim, DSIM_CONFIG_REG, config); +} + +static void samsung_dsi_config_cmd_lpm(struct samsung_dsi *dsim, + bool enable) +{ + uint32_t escmode; + + escmode = samsung_dsim_read(dsim, DSIM_ESCMODE_REG); + + if (enable) + escmode |= ESCMODE_CMDLPDT; + else + escmode &= ~ESCMODE_CMDLPDT; + + samsung_dsim_write(dsim, DSIM_ESCMODE_REG, escmode); +} + +static void samsung_dsi_config_dphy(struct samsung_dsi *dsim) +{ + const struct samsung_dsim_driver_data *driver_data = dsim->driver_data; + const unsigned int *reg_values = driver_data->reg_values; + u32 reg; + struct phy_configure_opts_mipi_dphy cfg; + int clk_prepare, lpx, clk_zero, clk_post, clk_trail; + int hs_exit, hs_prepare, hs_zero, hs_trail; + unsigned long long byte_clock = dsim->hs_clock / 8; + + if (driver_data->has_freqband) + return; + + phy_mipi_dphy_get_default_config_for_hsclk(dsim->hs_clock, dsim->lanes, &cfg); + + /* + * TODO: + * The tech Applications Processor manuals for i.MX8M Mini, Nano, + * and Plus don't state what the definition of the PHYTIMING + * bits are beyond their address and bit position. + * After reviewing NXP's downstream code, it appears + * that the various PHYTIMING registers take the number + * of cycles and use various dividers on them. This + * calculation does not result in an exact match to the + * downstream code, but it is very close to the values + * generated by their lookup table, and it appears + * to sync at a variety of resolutions. If someone + * can get a more accurate mathematical equation needed + * for these registers, this should be updated. + */ + + lpx = PS_TO_CYCLE(cfg.lpx, byte_clock); + hs_exit = PS_TO_CYCLE(cfg.hs_exit, byte_clock); + clk_prepare = PS_TO_CYCLE(cfg.clk_prepare, byte_clock); + clk_zero = PS_TO_CYCLE(cfg.clk_zero, byte_clock); + clk_post = PS_TO_CYCLE(cfg.clk_post, byte_clock); + clk_trail = PS_TO_CYCLE(cfg.clk_trail, byte_clock); + hs_prepare = PS_TO_CYCLE(cfg.hs_prepare, byte_clock); + hs_zero = PS_TO_CYCLE(cfg.hs_zero, byte_clock); + hs_trail = PS_TO_CYCLE(cfg.hs_trail, byte_clock); + + /* B D-PHY: D-PHY Master & Slave Analog Block control */ + reg = reg_values[PHYCTRL_ULPS_EXIT] | reg_values[PHYCTRL_VREG_LP] | + reg_values[PHYCTRL_SLEW_UP]; + + samsung_dsim_write(dsim, DSIM_PHYCTRL_REG, reg); + + /* + * T LPX: Transmitted length of any Low-Power state period + * T HS-EXIT: Time that the transmitter drives LP-11 following a HS + * burst + */ + + reg = DSIM_PHYTIMING_LPX(lpx) | DSIM_PHYTIMING_HS_EXIT(hs_exit); + samsung_dsim_write(dsim, DSIM_PHYTIMING_REG, reg); + + /* + * T CLK-PREPARE: Time that the transmitter drives the Clock Lane LP-00 + * Line state immediately before the HS-0 Line state starting the + * HS transmission + * T CLK-ZERO: Time that the transmitter drives the HS-0 state prior to + * transmitting the Clock. + * T CLK_POST: Time that the transmitter continues to send HS clock + * after the last associated Data Lane has transitioned to LP Mode + * Interval is defined as the period from the end of T HS-TRAIL to + * the beginning of T CLK-TRAIL + * T CLK-TRAIL: Time that the transmitter drives the HS-0 state after + * the last payload clock bit of a HS transmission burst + */ + + reg = DSIM_PHYTIMING1_CLK_PREPARE(clk_prepare) | + DSIM_PHYTIMING1_CLK_ZERO(clk_zero) | + DSIM_PHYTIMING1_CLK_POST(clk_post) | + DSIM_PHYTIMING1_CLK_TRAIL(clk_trail); + + samsung_dsim_write(dsim, DSIM_PHYTIMING1_REG, reg); + + /* + * T HS-PREPARE: Time that the transmitter drives the Data Lane LP-00 + * Line state immediately before the HS-0 Line state starting the + * HS transmission + * T HS-ZERO: Time that the transmitter drives the HS-0 state prior to + * transmitting the Sync sequence. + * T HS-TRAIL: Time that the transmitter drives the flipped differential + * state after last payload data bit of a HS transmission burst + */ + + reg = DSIM_PHYTIMING2_HS_PREPARE(hs_prepare) | + DSIM_PHYTIMING2_HS_ZERO(hs_zero) | + DSIM_PHYTIMING2_HS_TRAIL(hs_trail); + + samsung_dsim_write(dsim, DSIM_PHYTIMING2_REG, reg); + + reg = DSIM_BTA_TIMEOUT(0xff) | DSIM_LPDR_TIMEOUT(0xffff); + + samsung_dsim_write(dsim, DSIM_TIMEOUT_REG, reg); +} + +static void samsung_dsim_write_pl_to_sfr_fifo(struct samsung_dsi *dsim, + const void *payload, + size_t length) +{ + uint32_t pl_data; + + if (!length) + return; + + while (length >= 4) { + pl_data = get_unaligned_le32(payload); + samsung_dsim_write(dsim, DSIM_PAYLOAD_REG, pl_data); + payload += 4; + length -= 4; + } + + pl_data = 0; + switch (length) { + case 3: + pl_data |= ((u8 *)payload)[2] << 16; + case 2: + pl_data |= ((u8 *)payload)[1] << 8; + case 1: + pl_data |= ((u8 *)payload)[0]; + samsung_dsim_write(dsim, DSIM_PAYLOAD_REG, pl_data); + break; + } +} + +static void samsung_dsim_write_ph_to_sfr_fifo(struct samsung_dsi *dsim, + void *header, + bool use_lpm) +{ + uint32_t pkthdr; + + pkthdr = PKTHDR_SET_DATA1(((u8 *)header)[2]) | /* WC MSB */ + PKTHDR_SET_DATA0(((u8 *)header)[1]) | /* WC LSB */ + PKTHDR_SET_DI(((u8 *)header)[0]); /* Data ID */ + + samsung_dsim_write(dsim, DSIM_PKTHDR_REG, pkthdr); +} + +static int samsung_dsim_read_pl_from_sfr_fifo(struct samsung_dsi *dsim, + void *payload, + size_t length) +{ + uint8_t data_type; + uint16_t word_count = 0; + uint32_t fifoctrl, ph, pl; + + fifoctrl = samsung_dsim_read(dsim, DSIM_FIFOCTRL_REG); + + if (WARN_ON(fifoctrl & FIFOCTRL_EMPTYRX)) + return -EINVAL; + + ph = samsung_dsim_read(dsim, DSIM_RXFIFO_REG); + data_type = PKTHDR_GET_DT(ph); + switch (data_type) { + case MIPI_DSI_RX_ACKNOWLEDGE_AND_ERROR_REPORT: + dev_err(dsim->device->dev, "peripheral report error: (0-7)%x, (8-15)%x\n", + PKTHDR_GET_DATA0(ph), PKTHDR_GET_DATA1(ph)); + return -EPROTO; + case MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_2BYTE: + case MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE: + if (!WARN_ON(length < 2)) { + ((u8 *)payload)[1] = PKTHDR_GET_DATA1(ph); + word_count++; + } + /* fall through */ + case MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_1BYTE: + case MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE: + ((u8 *)payload)[0] = PKTHDR_GET_DATA0(ph); + word_count++; + length = word_count; + break; + case MIPI_DSI_RX_DCS_LONG_READ_RESPONSE: + case MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE: + word_count = PKTHDR_GET_WC(ph); + if (word_count > length) { + dev_err(dsim->device->dev, "invalid receive buffer length\n"); + return -EINVAL; + } + + length = word_count; + + while (word_count >= 4) { + pl = samsung_dsim_read(dsim, DSIM_RXFIFO_REG); + ((u8 *)payload)[0] = pl & 0xff; + ((u8 *)payload)[1] = (pl >> 8) & 0xff; + ((u8 *)payload)[2] = (pl >> 16) & 0xff; + ((u8 *)payload)[3] = (pl >> 24) & 0xff; + payload += 4; + word_count -= 4; + } + + if (word_count > 0) { + pl = samsung_dsim_read(dsim, DSIM_RXFIFO_REG); + + switch (word_count) { + case 3: + ((u8 *)payload)[2] = (pl >> 16) & 0xff; + case 2: + ((u8 *)payload)[1] = (pl >> 8) & 0xff; + case 1: + ((u8 *)payload)[0] = pl & 0xff; + break; + } + } + + break; + default: + return -EINVAL; + } + + return length; +} + +static void samsung_dsi_init_fifo_pointers(struct samsung_dsi *dsim) +{ + uint32_t fifoctrl, fifo_ptrs; + + fifoctrl = samsung_dsim_read(dsim, DSIM_FIFOCTRL_REG); + + fifo_ptrs = FIFOCTRL_NINITRX | + FIFOCTRL_NINITSFR | + FIFOCTRL_NINITI80 | + FIFOCTRL_NINITSUB | + FIFOCTRL_NINITMAIN; + + fifoctrl &= ~fifo_ptrs; + samsung_dsim_write(dsim, DSIM_FIFOCTRL_REG, fifoctrl); + udelay(500); + + fifoctrl |= fifo_ptrs; + samsung_dsim_write(dsim, DSIM_FIFOCTRL_REG, fifoctrl); + udelay(500); +} + +static void samsung_dsi_config_clkctrl(struct samsung_dsi *dsim) +{ + uint32_t clkctrl = 0, data_lanes_en; + uint64_t byte_clk, esc_prescaler; + + clkctrl |= CLKCTRL_TXREQUESTHSCLK; + + /* using 1.5Gbps PHY */ + clkctrl |= CLKCTRL_DPHY_SEL_1P5G; + clkctrl |= CLKCTRL_ESCCLKEN; + clkctrl &= ~CLKCTRL_PLLBYPASS; + clkctrl |= CLKCTRL_BYTECLKSRC_DPHY_PLL; + clkctrl |= CLKCTRL_BYTECLKEN; + + data_lanes_en = (0x1 << dsim->lanes) - 1; + clkctrl |= CLKCTRL_SET_LANEESCCLKEN(0x1 | data_lanes_en << 1); + + /* calculate esc prescaler from byte clock: + * EscClk = ByteClk / EscPrescaler; + */ + byte_clk = dsim->bit_clk >> 3; + esc_prescaler = DIV_ROUND_UP_ULL(byte_clk, MAX_ESC_CLK_FREQ); + + clkctrl |= CLKCTRL_SET_ESCPRESCALER(esc_prescaler); + + debug("DSIM clkctrl 0x%x\n", clkctrl); + + samsung_dsim_write(dsim, DSIM_CLKCTRL_REG, clkctrl); +} + +static void samsung_dsi_set_standby(struct samsung_dsi *dsim, + bool standby) +{ + uint32_t mdresol = 0; + + mdresol = samsung_dsim_read(dsim, DSIM_MDRESOL_REG); + + if (standby) + mdresol |= DSIM_MAIN_STAND_BY; + else + mdresol &= ~DSIM_MAIN_STAND_BY; + + samsung_dsim_write(dsim, DSIM_MDRESOL_REG, mdresol); +} + +static void samsung_dsi_disable_clkctrl(struct samsung_dsi *dsim) +{ + uint32_t clkctrl; + + clkctrl = samsung_dsim_read(dsim, DSIM_CLKCTRL_REG); + + clkctrl &= ~CLKCTRL_TXREQUESTHSCLK; + clkctrl &= ~CLKCTRL_ESCCLKEN; + clkctrl &= ~CLKCTRL_BYTECLKEN; + + samsung_dsim_write(dsim, DSIM_CLKCTRL_REG, clkctrl); +} + +static void samsung_dsi_disable_pll(struct samsung_dsi *dsim) +{ + uint32_t pllctrl; + + pllctrl = samsung_dsim_read(dsim, DSIM_PLLCTRL_REG); + + pllctrl &= ~PLLCTRL_PLLEN; + + samsung_dsim_write(dsim, DSIM_PLLCTRL_REG, pllctrl); +} + +static inline struct samsung_dsi *host_to_dsi(struct mipi_dsi_host *host) +{ + return container_of(host, struct samsung_dsi, dsi_host); +} + +static int samsung_dsi_bridge_clk_set(struct samsung_dsi *dsim_host) +{ + int bpp; + unsigned long pix_clk, bit_clk; + unsigned long fin, fout; + u8 p, s; + u16 m; + + bpp = mipi_dsi_pixel_format_to_bpp(dsim_host->format); + if (bpp < 0) + return -EINVAL; + + pix_clk = dsim_host->timings.pixelclock.typ; + bit_clk = DIV_ROUND_UP_ULL(pix_clk * bpp, dsim_host->lanes); + +#if 0 + if (bit_clk > dsim_host->max_data_rate) { + printf("request bit clk freq exceeds lane's maximum value\n"); + return -EINVAL; + } +#endif + + dsim_host->pix_clk = DIV_ROUND_UP_ULL(pix_clk, 1000); + dsim_host->bit_clk = DIV_ROUND_UP_ULL(bit_clk, 1000); + + fout = dsim_host->bit_clk; + fin = clk_get_rate(&dsim_host->sclk_mipi); + if (fin == 0) { + printf("Error: DSI PHY reference clock is disabled\n"); + return -EINVAL; + } + + fout = samsung_dsim_pll_find_pms(dsim_host, fin, bit_clk, &p, &m, &s); + if (!fout) { + printf("failed to find PLL PMS for requested frequency\n"); + return -EINVAL; + } + dsim_host->pms = PLLCTRL_SET_P(p) | PLLCTRL_SET_M(m) | + PLLCTRL_SET_S(s); + dsim_host->hs_clock = fout; + + debug("%s: bitclk %llu pixclk %llu pms 0x%x\n", __func__, + dsim_host->bit_clk, dsim_host->pix_clk, dsim_host->pms); + + return 0; +} + +static int samsung_dsi_bridge_prepare(struct samsung_dsi *dsim_host) +{ + int ret; + + /* At this moment, the dsim bridge's preceding encoder has + * already been enabled. So the dsim can be configed here + */ + + /* config main display mode */ + samsung_dsi_set_main_mode(dsim_host); + + /* config dsim dpi */ + samsung_dsi_config_dpi(dsim_host); + + /* config dsim pll */ + ret = samsung_dsi_config_pll(dsim_host); + if (ret) { + printf("dsim pll config failed: %d\n", ret); + return ret; + } + + /* config dphy timings */ + samsung_dsi_config_dphy(dsim_host); + + samsung_dsi_init_fifo_pointers(dsim_host); + + /* config esc clock, byte clock and etc */ + samsung_dsi_config_clkctrl(dsim_host); + + return 0; +} + +static int samsung_dsi_host_attach(struct mipi_dsi_host *host, + struct mipi_dsi_device *device) +{ + struct samsung_dsi *dsi = host_to_dsi(host); + + if (!device->lanes || device->lanes > dsi->max_data_lanes) { + printf("invalid data lanes number\n"); + return -EINVAL; + } + + if (!(device->mode_flags & MIPI_DSI_MODE_VIDEO) || + !((device->mode_flags & MIPI_DSI_MODE_VIDEO_BURST) || + (device->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE))) { + printf("unsupported dsi mode\n"); + return -EINVAL; + } + + if (device->format != MIPI_DSI_FMT_RGB888 && + device->format != MIPI_DSI_FMT_RGB565 && + device->format != MIPI_DSI_FMT_RGB666 && + device->format != MIPI_DSI_FMT_RGB666_PACKED) { + printf("unsupported pixel format: %#x\n", device->format); + return -EINVAL; + } + + dsi->lanes = device->lanes; + dsi->channel = device->channel; + dsi->format = device->format; + dsi->mode_flags = device->mode_flags; + + debug("lanes %u, channel %u, format 0x%x, mode_flags 0x%lx\n", dsi->lanes, + dsi->channel, dsi->format, dsi->mode_flags); + + samsung_dsi_bridge_clk_set(dsi); + samsung_dsi_bridge_prepare(dsi); + + return 0; +} + +static ssize_t samsung_dsi_host_transfer(struct mipi_dsi_host *host, + const struct mipi_dsi_msg *msg) +{ + struct samsung_dsi *dsim = host_to_dsi(host); + int ret, nb_bytes; + bool use_lpm; + struct mipi_dsi_packet packet; + +#ifdef DEBUG + int i = 0; + const u8 *p = msg->tx_buf; + + printf("samsung_dsi_host_transfer\n"); + for (; i < msg->tx_len; i++) { + printf("0x%.2x ", *(u8 *)p); + p++; + } + printf("\n"); +#endif + + ret = mipi_dsi_create_packet(&packet, msg); + if (ret) { + dev_err(dsim->device->dev, "failed to create dsi packet: %d\n", ret); + return ret; + } + + /* config LPM for CMD TX */ + use_lpm = msg->flags & MIPI_DSI_MSG_USE_LPM ? true : false; + samsung_dsi_config_cmd_lpm(dsim, use_lpm); + + if (packet.payload_length) { /* Long Packet case */ + /* write packet payload */ + samsung_dsim_write_pl_to_sfr_fifo(dsim, + packet.payload, + packet.payload_length); + + /* write packet header */ + samsung_dsim_write_ph_to_sfr_fifo(dsim, + packet.header, + use_lpm); + + ret = samsung_dsi_wait_for_pkt_done(dsim, MIPI_FIFO_TIMEOUT); + if (ret) { + dev_err(dsim->device->dev, "wait tx done timeout!\n"); + return -EBUSY; + } + } else { + /* write packet header */ + samsung_dsim_write_ph_to_sfr_fifo(dsim, + packet.header, + use_lpm); + + ret = samsung_dsi_wait_for_hdr_done(dsim, MIPI_FIFO_TIMEOUT); + if (ret) { + dev_err(dsim->device->dev, "wait pkthdr tx done time out\n"); + return -EBUSY; + } + } + + /* read packet payload */ + if (unlikely(msg->rx_buf)) { + ret = samsung_dsi_wait_for_rx_done(dsim, MIPI_FIFO_TIMEOUT); + if (ret) { + dev_err(dsim->device->dev, "wait rx done time out\n"); + return -EBUSY; + } + + ret = samsung_dsim_read_pl_from_sfr_fifo(dsim, + msg->rx_buf, + msg->rx_len); + if (ret < 0) + return ret; + nb_bytes = msg->rx_len; + } else { + nb_bytes = packet.size; + } + + return nb_bytes; + +} + + +static const struct mipi_dsi_host_ops samsung_dsi_host_ops = { + .attach = samsung_dsi_host_attach, + .transfer = samsung_dsi_host_transfer, +}; + +static int samsung_dsi_init(struct udevice *dev, + struct mipi_dsi_device *device, + struct display_timing *timings, + unsigned int max_data_lanes, + const struct mipi_dsi_phy_ops *phy_ops) +{ + struct samsung_dsi *dsi = dev_get_priv(dev); + struct udevice *dsi_bridge = device->dev; + enum samsung_dsim_type hw_type = (enum samsung_dsim_type) dev_get_driver_data(dsi_bridge); + + dsi->max_data_lanes = max_data_lanes; + dsi->device = device; + dsi->dsi_host.ops = &samsung_dsi_host_ops; + dsi->driver_data = samsung_dsim_types[hw_type]; + device->host = &dsi->dsi_host; + + dsi->reg_base = (void *)dev_read_addr(device->dev); + if ((fdt_addr_t)dsi->reg_base == FDT_ADDR_T_NONE) { + dev_err(device->dev, "dsi dt register address error\n"); + return -EINVAL; + } + + dsi->timings = *timings; + + return 0; +} + +static int samsung_dsi_enable(struct udevice *dev) +{ + struct samsung_dsi *dsim_host = dev_get_priv(dev); + + /* enable data transfer of dsim */ + samsung_dsi_set_standby(dsim_host, true); + + return 0; +} + +static int samsung_dsi_disable(struct udevice *dev) +{ + uint32_t intsrc; + struct samsung_dsi *dsim_host = dev_get_priv(dev); + + /* disable data transfer of dsim */ + samsung_dsi_set_standby(dsim_host, false); + + /* disable esc clock & byte clock */ + samsung_dsi_disable_clkctrl(dsim_host); + + /* disable dsim pll */ + samsung_dsi_disable_pll(dsim_host); + + /* Clear all intsrc */ + intsrc = samsung_dsim_read(dsim_host, DSIM_INTSRC_REG); + samsung_dsim_write(dsim_host, DSIM_INTSRC_REG, intsrc); + + return 0; +} + +struct dsi_host_ops samsung_dsi_ops = { + .init = samsung_dsi_init, + .enable = samsung_dsi_enable, + .disable = samsung_dsi_disable, +}; + +static int samsung_dsi_probe(struct udevice *dev) +{ + struct samsung_dsi *dsim_host = dev_get_priv(dev); + int ret; + + ret = clk_get_by_name(dev, "sclk_mipi", &dsim_host->sclk_mipi); + if (ret) + debug("Failed to get sclk_mipi clock\n"); + + return ret; +} + +static const struct udevice_id samsung_dsi_ids[] = { + { .compatible = "samsung,sec-mipi-dsi" }, + { } +}; + +U_BOOT_DRIVER(samsung_dsi) = { + .name = "samsung_dsi", + .id = UCLASS_DSI_HOST, + .of_match = samsung_dsi_ids, + .probe = samsung_dsi_probe, + .remove = samsung_dsi_disable, + .ops = &samsung_dsi_ops, + .priv_auto = sizeof(struct samsung_dsi), +}; diff --git a/drivers/video/bridge/samsung-dsim.c b/drivers/video/bridge/samsung-dsim.c new file mode 100644 index 0000000000..ca5d99a909 --- /dev/null +++ b/drivers/video/bridge/samsung-dsim.c @@ -0,0 +1,149 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 Amarula Solutions + * Copyright 2019 NXP + * + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include "samsung-dsim.h" + +struct samsung_dsim_priv { + struct mipi_dsi_device device; + void __iomem *base; + struct udevice *panel; + struct udevice *dsi_host; +}; + +static int samsung_dsim_attach(struct udevice *dev) +{ + struct samsung_dsim_priv *priv = dev_get_priv(dev); + struct mipi_dsi_device *device = &priv->device; + struct mipi_dsi_panel_plat *mplat; + struct display_timing timings; + int ret; + + priv->panel = video_link_get_next_device(dev); + if (!priv->panel || + device_get_uclass_id(priv->panel) != UCLASS_PANEL) { + dev_err(dev, "get panel device error\n"); + return -ENODEV; + } + + mplat = dev_get_plat(priv->panel); + mplat->device = &priv->device; + + ret = video_link_get_display_timings(&timings); + if (ret) { + dev_err(dev, "decode display timing error %d\n", ret); + return ret; + } + + ret = uclass_get_device(UCLASS_DSI_HOST, 0, &priv->dsi_host); + if (ret) { + dev_err(dev, "No video dsi host detected %d\n", ret); + return ret; + } + + /* allow to use the compatible */ + device->dev = dev; + ret = dsi_host_init(priv->dsi_host, device, &timings, 4, + NULL); + if (ret) { + dev_err(dev, "failed to initialize mipi dsi host\n"); + return ret; + } + + return 0; +} + +static int samsung_dsim_set_backlight(struct udevice *dev, int percent) +{ + struct samsung_dsim_priv *priv = dev_get_priv(dev); + int ret; + + ret = panel_enable_backlight(priv->panel); + if (ret) { + dev_err(dev, "panel %s enable backlight error %d\n", + priv->panel->name, ret); + return ret; + } + + ret = dsi_host_enable(priv->dsi_host); + if (ret) { + dev_err(dev, "failed to enable mipi dsi host\n"); + return ret; + } + + return 0; +} + +static int samsung_dsim_probe(struct udevice *dev) +{ + struct samsung_dsim_priv *priv = dev_get_priv(dev); + struct mipi_dsi_device *device = &priv->device; + + device->dev = dev; + + return 0; +} + +static int samsung_dsim_remove(struct udevice *dev) +{ + struct samsung_dsim_priv *priv = dev_get_priv(dev); + int ret; + + if (priv->panel) + device_remove(priv->panel, DM_REMOVE_NORMAL); + + ret = dsi_host_disable(priv->dsi_host); + if (ret) { + dev_err(dev, "failed to enable mipi dsi host\n"); + return ret; + } + + return 0; +} + +static int samsung_dsim_check_timing(struct udevice *dev, struct display_timing *timings) +{ + timings->flags &= ~DISPLAY_FLAGS_DE_HIGH; + return 0; +} + +struct video_bridge_ops samsung_dsim_ops = { + .attach = samsung_dsim_attach, + .set_backlight = samsung_dsim_set_backlight, + .check_timing = samsung_dsim_check_timing, +}; + +static const struct udevice_id samsung_dsim_ids[] = { + { .compatible = "fsl,imx8mm-mipi-dsim", .data = DSIM_TYPE_IMX8MM }, + { .compatible = "fsl,imx8mn-mipi-dsim", .data = DSIM_TYPE_IMX8MM }, + { } +}; + +U_BOOT_DRIVER(samsung_dsim) = { + .name = "samsung_dsim", + .id = UCLASS_VIDEO_BRIDGE, + .of_match = samsung_dsim_ids, + .bind = dm_scan_fdt_dev, + .remove = samsung_dsim_remove, + .probe = samsung_dsim_probe, + .ops = &samsung_dsim_ops, + .priv_auto = sizeof(struct samsung_dsim_priv), +}; diff --git a/drivers/video/bridge/samsung-dsim.h b/drivers/video/bridge/samsung-dsim.h new file mode 100644 index 0000000000..9bb2a37958 --- /dev/null +++ b/drivers/video/bridge/samsung-dsim.h @@ -0,0 +1,20 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) 2024 Amarula Solutions + */ + +#ifndef SAMSUNG_DSIM_H +#define SAMSUNG_DSIM_H + +enum samsung_dsim_type { + DSIM_TYPE_EXYNOS3250, + DSIM_TYPE_EXYNOS4210, + DSIM_TYPE_EXYNOS5410, + DSIM_TYPE_EXYNOS5422, + DSIM_TYPE_EXYNOS5433, + DSIM_TYPE_IMX8MM, + DSIM_TYPE_IMX8MP, + DSIM_TYPE_COUNT, +}; + +#endif From patchwork Sun Jul 14 10:53:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3281 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5CEA540F59 for ; Sun, 14 Jul 2024 12:54:07 +0200 (CEST) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-58c98ce7d00sf2796074a12.1 for ; Sun, 14 Jul 2024 03:54:07 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954447; cv=pass; d=google.com; s=arc-20160816; b=aWHEXtarEWhOnjyd1UKGe5uwkiws4Lw0gHT7LJMHVCsmkJwv4yBZXRgWj8dG6muNJI F7606b2RzV7Jy5rDEWT5dI74O2Pcz9sM49DRgN8dCxP6nugwm50DuOBpSkQbYYlzSHj7 0KSA79ekIqqOf7s1OSeRCD/7lcgTyIL9nub8paRA0mqGcHIIM4jWUvP9s+9Jph2f1Vhm ibXHGH2hwahoUvdifKo0gKXxWh0d+IZuG3vactMgccOXQ4yXK9eICAs9I/X2RfZxntw3 KNOcXhhTT4miDB4WBMI1lQejfuhSes81K5kSNaLFaSjhVhZOXFE5HBSqnEq4BIv18wgX sSxA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=zsE0kENFnL8X5qh20uvJtlN3Nekz2Fzm2zchXHqsRpU=; fh=0Wg1KpIj/gvsgUNldV0iqZ7a7g2iwi4KG/ei1iA3/YQ=; b=tyXWmyXRWulgC9PmyDM7ZInS7aQAgrVOc2+sQ6k46lN9KXPcSmfq90vKAsqlF0SCoP 2q2ZmBqQjaDK/5Rw/C2Zx9xDVVO7Mr3IoCDjeGGnR5sgnXsUxXR1RcGXDqx297vnvvg9 6OL0BjCDUVlNoPXKf1m04+RjH2++jMpTCYTh/6uUl53ZlMnLmG4Yy8wJseOhdeVkdvFk 5unGBqMPoWVjN1l13UA8GPsZsjP1jwRFugAdO8C49135jJlChf9WBIhA0Mtf0oCGQ+C8 SrAVj3y4xOxHjfRtBlJzsxPbExVzexuWkorkpb8ZqTiJdT86XBwK26kt97VjLu1P9n0I 19qA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LjRRzZjy; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954447; x=1721559247; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=zsE0kENFnL8X5qh20uvJtlN3Nekz2Fzm2zchXHqsRpU=; b=IcwmRp+A8knHTPTQDGMaOOehRJDR89NB4KRZPe2XCYhthXOSNAi7HJIGkUH7ahd2lJ 46pq9jgZCdd2TDtNSGzFsN3nkccoDNS0nBOoXkporIxST7+trcAaOVu1ZEXYd204lBkW ERF+Ht4KFBA2hbMHwmbePfMoCPyeh5xo4wv50= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954447; x=1721559247; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=zsE0kENFnL8X5qh20uvJtlN3Nekz2Fzm2zchXHqsRpU=; b=u+3Du5gCUpwa+ZBnkWg/IPxV63gr+J6Roz7Ly+IbyiE5SdHh9ApkR833mqy7VushQr Z9nXBa3owO+XG9kBZqbeEpOiwJ7lxvob+R/HhcMB6+SEd2Ls1ObEQJea3anV9gofRlL4 Cjb05jLwxpyRwULFa1aveusJQ0xz1pEJ+1SzwbrVVvLK491ICfq3dFZ5xFdNQjrZ0rqf flBbnBspRKqmcLhJbcIRsqK/ugWvkN4YSMC8Ur+6VhEx1bfYIR+9xbg5pdOOsMU3nut6 qUD7LIvWDUFkRql67i6W9Mwk0yfPhUb3eDQVgdDdjL5jFmgSxs0kcvDf9cwPVNMmEi96 nk3A== X-Forwarded-Encrypted: i=2; AJvYcCXqYBmu/SqzipXY10T6MBzoHKtk8mjzhCxlApchqgDiSSiR/v8PZIyqcZEUG3xjOnkkffcmahXaGGJDD3aMoGgHtlhkAS11JdYA5qRlYA2d9PtCTSVJ4VDCgA8jWg== X-Gm-Message-State: AOJu0YxkqaSidhqsSfLEs4hCem7i5/+vWTq2I5up+cNMiE1AB9q1c2sh sO/OihbRYrL7QEwsabS83feVRviO6hDMxDFbjKVCvR8IilzfSBm7tCX62nkd3RY+nQ== X-Google-Smtp-Source: AGHT+IFBqgzMWsq1oYNb3DGE95H10O5UCa/S04BaYblCTlSRAF3Z2s4pyKCalBHsnlgHPSNPK97wTw== X-Received: by 2002:a05:6402:2787:b0:58b:fd23:7065 with SMTP id 4fb4d7f45d1cf-594ba0cbe1amr12247598a12.16.1720954447054; Sun, 14 Jul 2024 03:54:07 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:308a:b0:58f:749f:1c6c with SMTP id 4fb4d7f45d1cf-5982622cf27ls1712353a12.1.-pod-prod-01-eu; Sun, 14 Jul 2024 03:54:05 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXwtFvKL3MHlWWIiZOQ8GVMgBKfJPBrpyZhwbVa14VvarlulC2uW1e2vdFksfvEdCE3RKImWRy4OUwE6W51THj/U0q4ehc82fyS9kFy99o2Dk4g X-Received: by 2002:a17:906:6b0a:b0:a77:cf09:9c72 with SMTP id a640c23a62f3a-a780b701760mr927321666b.38.1720954445278; Sun, 14 Jul 2024 03:54:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954445; cv=none; d=google.com; s=arc-20160816; b=X6vls3l7PEom4+a0CcqpFi7CBZ50lJNsF73g5qfM1M0v61Z/L1U1LS4G7LxNmJKVG4 Q2sPIPfBrHe3MPxA1e8cV3r1xDqMVgV7VHhwGmrz2qpzlIulYr6KH0rabBVeFsp/mPx4 luDIVwq5TCoENqbhRcsNjkvZV/sb97DL2sM1uwxhS15BM0lMixX4Zbl+nKABdjLfrjNM yl0hNaKtwwjsvByRGh4J0Aonq9zWtfUF/q/bRPRfK8RuzcPbzTdbjXoPUBLFVf9Pmokk 90ljybWOeJmo0kaFkoqjYefbkbdjZ0pvKfpckoJXWKSrQPbgT2hkFgkzZRygK92aJ6Oa N8cw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=533G33PCRJeQk802BHhs4iEvwTKMoiBQLtOWe/MSr6U=; fh=+k93L/nqffGm5BaxErIskxuhG3Xp5ZHlxG4yVAcgzA8=; b=Q8ngLw9BD4h5FjrnQx/YmoCfgVH9VG4CCBWP7HlCCZq0C8gcjIdQlqQQmWYGjYybR7 Ah+HysflOJxvTwJmIUd847aJuIrl8g8ZIzCANbOpRz+0pkW1xhuUNdnDrITWWV/VS1Py dYSlE4KpR0zLT97AbCifkLhIzm2H3fs0P+ELMn9TgXKYM3ZOZpZnpM4rGQiVbAYZgjPp rnqyEEFktL0Kr+/hVFV6WD0iRNPPhbE1NLBR7d1jBSvSRRSFs/6yEm1cgK/B7jGn2LKw tK9M5QwkFZmFeC8yVjA9oRr1czeIdtl7k4MxgkxZ3CvkachMU0u8IJjskgfBbAXyEaAA 3dLA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LjRRzZjy; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc884c58sor48409866b.5.2024.07.14.03.54.05 for (Google Transport Security); Sun, 14 Jul 2024 03:54:05 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCVvMxXHE4eqJzD182OqC+02PpGAu2dCQphfMB71KJO5/+0i8CsMqehMTvHspDvee1a4sWCvhkrTK8ysroohbQAyhQqwEhTmRVcxarRRKoWaAz/U X-Received: by 2002:a17:906:7c4d:b0:a77:cdaa:88a3 with SMTP id a640c23a62f3a-a780b6b30f8mr959876366b.27.1720954444804; Sun, 14 Jul 2024 03:54:04 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.54.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:54:04 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 24/25] video: Add Synaptics R63353 panel driver Date: Sun, 14 Jul 2024 12:53:27 +0200 Message-ID: <20240714105328.35825-24-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LjRRzZjy; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The LS068B3SX02 panel is based on the Synaptics R63353 Controller. Add a driver for it. Signed-off-by: Michael Trimarchi --- drivers/video/Kconfig | 8 ++ drivers/video/Makefile | 1 + drivers/video/synaptics-r63353.c | 230 +++++++++++++++++++++++++++++++ 3 files changed, 239 insertions(+) create mode 100644 drivers/video/synaptics-r63353.c diff --git a/drivers/video/Kconfig b/drivers/video/Kconfig index d2432d67a4..9f7cf196e3 100644 --- a/drivers/video/Kconfig +++ b/drivers/video/Kconfig @@ -592,6 +592,14 @@ config VIDEO_LCD_SSD2828_RESET The reset pin of SSD2828 chip. This takes a string in the format understood by 'sunxi_name_to_gpio' function, e.g. PH1 for pin 1 of port H. +config VIDEO_LCD_SYNAPTICS_R63353 + tristate "Synaptics R63353-based DSI LCD panels support" + select VIDEO_MIPI_DSI + default n + help + Say Y if you want to enable support for panels based on the + Synaptics R63353 controller. + config VIDEO_LCD_TDO_TL070WSH30 bool "TDO TL070WSH30 DSI LCD panel support" select VIDEO_MIPI_DSI diff --git a/drivers/video/Makefile b/drivers/video/Makefile index 9fd3645994..4d836efcfa 100644 --- a/drivers/video/Makefile +++ b/drivers/video/Makefile @@ -66,6 +66,7 @@ obj-$(CONFIG_VIDEO_LCD_RENESAS_R61307) += renesas-r61307.o obj-$(CONFIG_VIDEO_LCD_RENESAS_R69328) += renesas-r69328.o obj-$(CONFIG_VIDEO_LCD_SAMSUNG_LTL106HL02) += samsung-ltl106hl02.o obj-$(CONFIG_VIDEO_LCD_SSD2828) += ssd2828.o +obj-$(CONFIG_VIDEO_LCD_SYNAPTICS_R63353) += synaptics-r63353.o obj-$(CONFIG_VIDEO_LCD_TDO_TL070WSH30) += tdo-tl070wsh30.o obj-$(CONFIG_VIDEO_MCDE_SIMPLE) += mcde_simple.o obj-${CONFIG_VIDEO_MESON} += meson/ diff --git a/drivers/video/synaptics-r63353.c b/drivers/video/synaptics-r63353.c new file mode 100644 index 0000000000..25db9c3e70 --- /dev/null +++ b/drivers/video/synaptics-r63353.c @@ -0,0 +1,230 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Synaptics R63353 Controller driver + * + * Copyright (C) 2020 BSH Hausgerate GmbH + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define R63353_INSTR(...) { \ + .len = ARRAY_SIZE(((u8[]) {__VA_ARGS__} )), \ + .data = (const u8 *)&(const u8 []){__VA_ARGS__} \ + } + +struct r63353_instr { + size_t len; + const u8 * const data; +}; + +static const struct r63353_instr init_sequence[] = { + R63353_INSTR(0x51, 0xff), + R63353_INSTR(0x53, 0x0c), + R63353_INSTR(0x55, 0x00), + R63353_INSTR(0x84, 0x00), + R63353_INSTR(0x29), + R63353_INSTR(0x11), +}; + +struct r63353_panel_priv { + struct udevice *dvdd; + struct udevice *avdd; + struct udevice *backlight; + struct gpio_desc reset_gpio; +}; + +static const struct display_timing default_timing = { + .pixelclock.typ = 70000000, + .hactive.typ = 640, + .hfront_porch.typ = 35, + .hsync_len.typ = 2, + .hback_porch.typ = 150, + .vactive.typ = 1280, + .vfront_porch.typ = 2, + .vsync_len.typ = 4, + .vback_porch.typ = 1, + .flags = DISPLAY_FLAGS_DE_LOW, +}; + +static int r63353_panel_enable_backlight(struct udevice *dev) +{ + struct r63353_panel_priv *priv = dev_get_priv(dev); + struct mipi_dsi_panel_plat *plat = dev_get_plat(dev); + struct mipi_dsi_device *dsi = plat->device; + int i, ret; + + ret = mipi_dsi_attach(dsi); + if (ret < 0) + return ret; + + debug("%s: called\n", __func__); + + ret = mipi_dsi_dcs_soft_reset(dsi); + if (ret < 0) { + dev_err(dev, "Failed to do Software Reset (%d)\n", ret); + goto fail; + } + + mdelay(20); + + ret = mipi_dsi_dcs_enter_sleep_mode(dsi); + if (ret < 0) { + dev_err(dev, "Failed to enter sleep mode (%d)\n", ret); + goto fail; + } + + for (i = 0; i < ARRAY_SIZE(init_sequence); i++) { + const struct r63353_instr *instr = &init_sequence[i]; + + ret = mipi_dsi_dcs_write_buffer(dsi, instr->data, instr->len); + if (ret < 0) + goto fail; + } + + mdelay(120); + + ret = mipi_dsi_dcs_exit_sleep_mode(dsi); + if (ret < 0) { + dev_err(dev, "Failed to exit sleep mode (%d)\n", ret); + goto fail; + } + + mdelay(10); + + /* This call starts sending the data on the display (LINUX LOGO) */ + ret = mipi_dsi_dcs_set_display_on(dsi); + if (ret < 0) { + dev_err(dev, "Failed to set display ON (%d)\n", ret); + goto fail; + } + + ret = backlight_enable(priv->backlight); + if (ret) + return ret; + + return 0; + +fail: + dm_gpio_set_value(&priv->reset_gpio, 0); + + return ret; +} + +static int r63353_panel_get_display_timing(struct udevice *dev, + struct display_timing *timing) +{ + struct mipi_dsi_panel_plat *plat = dev_get_plat(dev); + struct mipi_dsi_device *device = plat->device; + + memcpy(timing, &default_timing, sizeof(*timing)); + + /* fill characteristics of DSI data link */ + if (device) { + device->lanes = plat->lanes; + device->format = plat->format; + device->mode_flags = plat->mode_flags; + } + + return 0; +} + +static int r63353_panel_of_to_plat(struct udevice *dev) +{ + struct r63353_panel_priv *priv = dev_get_priv(dev); + int ret; + + ret = device_get_supply_regulator(dev, "dvdd-supply", &priv->dvdd); + if (ret) { + dev_err(dev, "failed to get power dvdd supply\n"); + return ret; + } + + ret = device_get_supply_regulator(dev, "avdd-supply", &priv->avdd); + if (ret) { + dev_err(dev, "failed to get power avdd supply\n"); + return ret; + } + + ret = gpio_request_by_name(dev, "reset-gpios", 0, &priv->reset_gpio, + GPIOD_IS_OUT); + if (ret) { + dev_err(dev, "failed to get RESET GPIO\n"); + return ret; + } + + return 0; +} + +static int r63353_panel_probe(struct udevice *dev) +{ + struct r63353_panel_priv *priv = dev_get_priv(dev); + struct mipi_dsi_panel_plat *plat = dev_get_plat(dev); + int ret; + + ret = regulator_set_enable(priv->avdd, true); + if (ret) { + dev_err(dev, "Failed to enable avdd regulator (%d)\n", ret); + return ret; + } + + mdelay(25); + + ret = regulator_set_enable(priv->dvdd, true); + if (ret) { + dev_err(dev, "Failed to enable dvdd regulator (%d)\n", ret); + regulator_set_enable(priv->avdd, false); + return ret; + } + + dm_gpio_set_value(&priv->reset_gpio, 0); + mdelay(10); + dm_gpio_set_value(&priv->reset_gpio, 1); + mdelay(120); + + /* fill characteristics of DSI data link */ + plat->lanes = 2; + plat->format = MIPI_DSI_FMT_RGB888; + plat->mode_flags = MIPI_DSI_MODE_VIDEO_HSE | MIPI_DSI_MODE_VIDEO | + MIPI_DSI_CLOCK_NON_CONTINUOUS | MIPI_DSI_MODE_LPM | + MIPI_DSI_MODE_VIDEO_SYNC_PULSE | MIPI_DSI_MODE_EOT_PACKET; + + ret = uclass_get_device_by_phandle(UCLASS_PANEL_BACKLIGHT, dev, + "backlight", &priv->backlight); + if (ret) { + dev_err(dev, "%s: Warning: cannot get backlight: ret=%d\n", + __func__, ret); + if (ret != -ENOENT) + return ret; + } + + return 0; +} + +static const struct panel_ops r63353_panel_ops = { + .enable_backlight = r63353_panel_enable_backlight, + .get_display_timing = r63353_panel_get_display_timing, +}; + +static const struct udevice_id r63353_panel_ids[] = { + { .compatible = "syna,r63353" }, + { .compatible = "sharp,ls068b3sx02" }, + { } /* sentinel */ +}; + +U_BOOT_DRIVER(r63353_panel) = { + .name = "r63353_panel", + .id = UCLASS_PANEL, + .of_match = r63353_panel_ids, + .ops = &r63353_panel_ops, + .of_to_plat = r63353_panel_of_to_plat, + .probe = r63353_panel_probe, + .plat_auto = sizeof(struct mipi_dsi_panel_plat), + .priv_auto = sizeof(struct r63353_panel_priv), +}; From patchwork Sun Jul 14 10:53:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 3282 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4F651412C7 for ; Sun, 14 Jul 2024 12:54:08 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-58bb70e381bsf2930020a12.2 for ; Sun, 14 Jul 2024 03:54:08 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1720954448; cv=pass; d=google.com; s=arc-20160816; b=KHot65QpTKs5eL227rJSqoO7dntBQJd1Avrc7ULXSxuokiNik8NM5OTOMx3qODVchF rvhQnzyLVKkkOssvKd0ocgxJo+h64hy1hNz9SDCu3k0n+BoSQoCaxeUG9ZPMcFV0urHU xniwbDQrJ09GdZ92itJW8ZwM+YdehULx+QkwZ15y3fpcEdPuTHnGbGgFDNVLFhjiawZh 9r6MSgBcj31dFTFPCLHE+uP4fOO8XRUE6pKcDGOXo9wO7Jt3zE0Mb2vFenfyen+Wwouf 2ucz60NQJE1PwLGaV/pQEEGR0mBER6J7B7FQqyaxgl1hofCQHbyaKoYRTHVA7YmEI7RW dASQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=4CO/LHlAs//sjP9llxXWAqLkOrnAQAVn99mXj3ZwmDI=; fh=L7FOnd1xLtetuAwugSnDuIWid5zCODor2bLYOgJiwuo=; b=GDQMhpO1KPyqzIZcl7oteiwici8szMW2LwsoGeXVZwzHTOKui6Xpv1OnZJ+gwB77Lq RjVEEd1Eh8ddYlvs4KfCgF9KFuZIg4wRE61kKa45YB3RShL6VOpGrPXPc2xYMfy6NlIL OOlmOABcQKPRmBHToSRHKfXQNRIe0Hagm7OXAbSJ1EO96OGARfbDcmJY8JkV9elayxoO La4ECu21009XVHnjXJqW+ukF1XM3EbRkpRfe9nDs+PvwyO/j8Sx2amgbsWU6ixKPbaUQ 4fZ/ofgJSCTRVbeQd1RngQyqenAiTEwgxGLBJBWETpglailHxGRrB2NbJhohyRd9AQi7 aj6Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jn25vcsQ; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1720954448; x=1721559248; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=4CO/LHlAs//sjP9llxXWAqLkOrnAQAVn99mXj3ZwmDI=; b=d4eTsHs3YKiUhNNi5CO4mFpB4WTQU+Lv2HkZZYFAkua0n3LuSoV3PxfLfwnesvK+Tn GYSSjhfSQivpqIRgjCxwf1hggUoh0hoB2IytUHyOI4oveh8BGV99wCS5o08Gek2Nn6Cr mkXm7sMnQ67/mp/MbonIcV80ciQsNIDeLrIlI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1720954448; x=1721559248; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=4CO/LHlAs//sjP9llxXWAqLkOrnAQAVn99mXj3ZwmDI=; b=roQxR5J1Qqc037CbYV2piLnVWOMorWoaO80vT0r/m3YhWTYH2sMALE7KMuC34Iyd3S BnvIY9sbI4AakU+K9wO158XzoJ7FRMq2X0p4U6GwsZS7vR/0yT+jqhebExXNKEdL0R8U 4pyxBTcCaDalUnSYcuIbH6i+ehJ2G2y3Z7cMKTkEdFNMHv/gF4/M8Y5whEv53eKJkrYk K/wnE/WxCQXmTqlpVpVOWyzu5eMJjY7D/vtcTdfAUJY9pUtFfRe09mH1M7nHoy6CITX8 xj9j0KABK0/X8wZaRjpeMhYAmPcOTSxf3rGPSb8/x76TkpCVIfj9ww2K5h9W4zX+/5jW Fr8w== X-Forwarded-Encrypted: i=2; AJvYcCWBSYq+Ksjv2xLKdOnveOtm3W5O0SnyvqIsiCwleZY58BlAklxYuNLTfUJ1uu10uoqBz7T1zPlvIqjwH27GF93uf/KbOw3LFMpBUSmAQQ3HnS9xVt24jy/97xD8lw== X-Gm-Message-State: AOJu0Yz0/bqvnm80sDNz4gd686k83WWvZJtQtLE5oMfPwu+2+hszG0KZ F7pf3GvL54DM/7iETm/UbFv3aCLz14sotbxBCPEVelL9tl28EjYw6nBYDDtRkrVKIKqGKorXcw= = X-Google-Smtp-Source: AGHT+IGDmTEx4SCYQExCXLVHCtw+Oc2LtLFmurZN6+gu47INdqE8c7arEf4x91u3lGZhhGkxYvX+uA== X-Received: by 2002:a05:6402:84d:b0:57d:12c3:eca6 with SMTP id 4fb4d7f45d1cf-594ba0ced20mr9636130a12.18.1720954447975; Sun, 14 Jul 2024 03:54:07 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:cc91:0:b0:58c:3dc1:35d4 with SMTP id 4fb4d7f45d1cf-59821cb697bls1640575a12.0.-pod-prod-01-eu; Sun, 14 Jul 2024 03:54:06 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVsYbaq+WLl3sBO5A2PeRT+d16vwhizRD0bUAXENXPjQDUnxQphDwpLRHESzNkXYaI0vfRykKZg7PWwUW8ZnLcPPT6oQMWtOYo+VUgA+iqJqQ3F X-Received: by 2002:a17:906:e950:b0:a77:e1c2:3ab with SMTP id a640c23a62f3a-a780b884b52mr1049539266b.50.1720954446412; Sun, 14 Jul 2024 03:54:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1720954446; cv=none; d=google.com; s=arc-20160816; b=tbkp/AKIZLzc+ebkQWw1UDWuXt8a6nURaqlcBfAEKQ2PI5GWqYmXQyeFbHy94P/Cdk N3P1ge290thpDZacPu3IvjzKrAf4fAS1Ffw3Q3TBoDrl5x7ixlGi7Jrbp0uo+CUd9a9J cjkdM+one/NZ3uMEqJpdrrhQcsyqi02LXy0+dqF462qqBr1vQ8gI03l++NnciPgnP2p1 yOoT7aRJu8edgHrLGZA/d85jjddUx/mudHafsqLVge7BagkZbw2EdoGHWDr4cNmFYu5F H/hJIk7OyG5NLlukp6Hby4TwffY16+L9MQwXn/RkbnngQIizgeUkpSpxHrr+ILghvFsA +a4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MSvv985Gr2XgDVOd+9v34PRXSpBauM0+dQsIEzreLgU=; fh=VrAIANsz9iSB1lSxMBL3tLar+aL71EJ8hxFTrJEeOCY=; b=S2+G7rsyjsf8lPBs5VmFVeMdM+/4NSAlT9SoxwNVrvIyYS/XJ+Kw8WkkFaCFeqFcWy zztzvUZhqT0lnqF56jxvjBQfIGBoJ0HtVnyr2QWSC5haDwf1bOrxb6FnN90LxOtXGvFS yR/+8sr6/0uBXnASKnQXb5CXauhq/zB53DEvLReLnWCRFCeblFjkkF0ewhg2iYOdUcoz AL+0WZl4j4oOmPi+mcHFeOC2/1TK73y59Aq5r4TR1lwFYMIUaG1UHoTFYxPFdkEu4td1 WyS8+tArHup3QSsPeXjAHScmLh2zSKyVkRXSeFwPDE3xFeaA3Vyn1qgoYj/l8Xjnbgkh iA0g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jn25vcsQ; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-a79bc5f7d31sor64232166b.0.2024.07.14.03.54.06 for (Google Transport Security); Sun, 14 Jul 2024 03:54:06 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Forwarded-Encrypted: i=1; AJvYcCV3Yx5kXhSAHKs9lQgjAGZy0mgUsSxwh29lWNBeIoA6RkZB/hBLP93k076/Q7KwWz71E9hxx3j5wwPO0QFu2aK8xxEc9gFWKcpEx2JzoD+Rp6xl X-Received: by 2002:a17:906:3e47:b0:a72:76c8:ef68 with SMTP id a640c23a62f3a-a780b89f574mr924816466b.69.1720954446026; Sun, 14 Jul 2024 03:54:06 -0700 (PDT) Received: from panicking.. (mob-5-91-58-211.net.vodafone.it. [5.91.58.211]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a79bc5a36c7sm119966166b.7.2024.07.14.03.54.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jul 2024 03:54:05 -0700 (PDT) From: Michael Trimarchi To: Michael Trimarchi Cc: Dario Binacchi , Patrick Barsanti , linux-amarula@amarulasolutions.com Subject: [PATCH 25/25] arm: imx8mn-bsh-smm-s2pro: Enable display on reference design Date: Sun, 14 Jul 2024 12:53:28 +0200 Message-ID: <20240714105328.35825-25-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240714105328.35825-1-michael@amarulasolutions.com> References: <20240714105328.35825-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jn25vcsQ; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Signed-off-by: Michael Trimarchi --- .../dts/imx8mn-bsh-smm-s2-u-boot-common.dtsi | 23 +++++++++++++++++++ configs/imx8mn_bsh_smm_s2pro_defconfig | 14 +++++++++++ 2 files changed, 37 insertions(+) diff --git a/arch/arm/dts/imx8mn-bsh-smm-s2-u-boot-common.dtsi b/arch/arm/dts/imx8mn-bsh-smm-s2-u-boot-common.dtsi index 19b0d89775..8cae580e28 100644 --- a/arch/arm/dts/imx8mn-bsh-smm-s2-u-boot-common.dtsi +++ b/arch/arm/dts/imx8mn-bsh-smm-s2-u-boot-common.dtsi @@ -6,6 +6,19 @@ #include "imx8mn-u-boot.dtsi" +/ { + aliases { + display0 = &lcdif; + }; + + samsung_dsi_host: dsi-host { + compatible = "samsung,sec-mipi-dsi"; + clocks = <&clk IMX8MN_CLK_DSI_PHY_REF>; + clock-names = "sclk_mipi"; + status = "okay"; + }; +}; + &{/soc@0/bus@30800000/i2c@30a20000/pmic@4b} { bootph-pre-ram; }; @@ -30,6 +43,16 @@ bootph-pre-ram; }; +&lcdif { + display = <&display0>; + + /* panel is r8g8b8 */ + display0: display@0 { + bits-per-pixel = <24>; + bits-per-color = <8>; + }; +}; + &pinctrl_i2c1 { bootph-pre-ram; }; diff --git a/configs/imx8mn_bsh_smm_s2pro_defconfig b/configs/imx8mn_bsh_smm_s2pro_defconfig index 0faa3376fd..eb1275a443 100644 --- a/configs/imx8mn_bsh_smm_s2pro_defconfig +++ b/configs/imx8mn_bsh_smm_s2pro_defconfig @@ -68,6 +68,8 @@ CONFIG_FASTBOOT_BUF_SIZE=0x20000000 CONFIG_FASTBOOT_FLASH=y CONFIG_FASTBOOT_UUU_SUPPORT=y CONFIG_FASTBOOT_FLASH_MMC_DEV=0 +CONFIG_DM_GPIO_LOOKUP_LABEL=y +CONFIG_SPL_DM_GPIO_LOOKUP_LABEL=y CONFIG_MXC_GPIO=y CONFIG_DM_I2C=y CONFIG_SUPPORT_EMMC_BOOT=y @@ -83,12 +85,17 @@ CONFIG_MII=y CONFIG_PINCTRL=y CONFIG_SPL_PINCTRL=y CONFIG_PINCTRL_IMX8M=y +CONFIG_POWER_DOMAIN=y +CONFIG_IMX8M_POWER_DOMAIN=y +CONFIG_IMX8M_BLK_CTRL=y CONFIG_DM_PMIC=y CONFIG_DM_PMIC_BD71837=y CONFIG_SPL_DM_PMIC_BD71837=y CONFIG_DM_REGULATOR=y CONFIG_DM_REGULATOR_FIXED=y CONFIG_DM_REGULATOR_GPIO=y +CONFIG_DM_PWM=y +CONFIG_PWM_IMX=y CONFIG_DM_SERIAL=y CONFIG_MXC_UART=y CONFIG_SYSRESET=y @@ -101,5 +108,12 @@ CONFIG_USB_GADGET_MANUFACTURER="FSL" CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_CI_UDC=y +CONFIG_VIDEO=y +CONFIG_VIDEO_LOGO=y +CONFIG_VIDEO_LCD_SYNAPTICS_R63353=y +CONFIG_VIDEO_BRIDGE_SAMSUNG_DSIM=y +CONFIG_VIDEO_MXS=y +CONFIG_SPLASH_SCREEN=y +CONFIG_SPLASH_SCREEN_ALIGN=y CONFIG_IMX_WATCHDOG=y # CONFIG_FAT_WRITE is not set