From patchwork Sun Dec 1 17:46:01 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3671 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C989540D66 for ; Sun, 1 Dec 2024 18:47:21 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d0d0a5ae15sf807594a12.0 for ; Sun, 01 Dec 2024 09:47:21 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075241; cv=pass; d=google.com; s=arc-20240605; b=fXBeRv0HFQukUIwTgZ0csUWLJFFabtFTlYcBO2mJxh7iXdvIrC+m+u0Tlf1iBF9/gu kozTZO9E76SleXtCEYRudUN36qESp1cj/0WadJWzT8sTbi5rLm1ofnO+DJ7EuaLP+TOk 4SnYKk1vv83Jg9oCh2WB2MdAlclTv8ArxO0ObmiT9QxQyccXNm2PF9JIJkvGshFb0Alt glQaC48kpqpVdNmHXlTj+W8xDMGygyr9Cmc4OSwN7cBVEguj6aPELt/CFoC0GU5rX+BT fb2rXQzGuxvF38H18k0XHXxr7KJi9NV89yvcyLJnKyZXUvzWk3wb0TVvYhBQnfe8atFV e1Bw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=kua74A4jiAWLEtCHsrtA4+DjefxNfYHrLiJsCvNcn/g=; fh=TG53GC7XDRcpaBCIutJKxxK4MMcXuohSit49Zq7ZEGQ=; b=eSHGKFthtAOIBQtiz3MtprUEKIXGfZaNHrUgLrcgSvDTjViS+thUSirXeJ+TCNnkQn 8/bN9VXwNvlgj6Mkr5flfoPe4UQHRLBU7sjtOPmWy4iJo4KLVjP25K5JrsKbGzt8x8vz ucaLBbLpThELEQEMSpCl4Rj5x+In22rmQ0gKycN7JZ95T5vUF2vAkZwkdii8YZbPwxtF ZLrOjRR9a0grhr75Tg7mzxU8SM8ow3LrdBBmjMXJzuv9Fn5N1maUAwLwpEO787rjMpuf FoCUZj1jPESpEsIN6LAcM1RKcoYowgEL254KOLLUrECWABLS8DeeWS3bMoShBQdGeLjx 2U0A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rcjBGlhN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075241; x=1733680041; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=kua74A4jiAWLEtCHsrtA4+DjefxNfYHrLiJsCvNcn/g=; b=q7MwIyzlehJK8Adfn5HbSUgsuqycLiZ6PfGgDJATGDfwiR+CGqUQyQ5yFryg7lY8ZO yEtfYOGT/YdaypEZSxG7m/umjY4TX07+M4idMhnisyj9zd3ADQYvtdHbShyVOBFquD+r 9jbN2wZGPl/YvoViVbkqHBiyw2Afvgmjq8QZk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075241; x=1733680041; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=kua74A4jiAWLEtCHsrtA4+DjefxNfYHrLiJsCvNcn/g=; b=Cx6HrD7NQ5R16vALwD4kAblmTHQawt/nAYkVklP96irLHuf3hhn6XaAvybmcb7L+o3 LIctI4fYNhm9n/csLf4stSGIXl2RkLQz9fTG7qszlHuLZZGk22JYvjjrd+G9z52LSZrC CHPFFYEbrynQlGbehG3rx8Owd+Y3rMSE2NOlG6Cchn9ZVtzBmQCvLHqX7tHXXIOccBNV BncKddVuQl7i13SZNWdsqkKLA9RJmWQjdvIBRUs0UNQEfbQikKsaiHJZNN5LPcbq3Zex io59yl0eihF0VzpmRFQVAd6P9vGeG2+6lbiNYJGI4t61khDnwBkiVjoK0uAzrX+5gu7y MJvA== X-Forwarded-Encrypted: i=2; AJvYcCViYDVOty28naUXLUg2je5SAWxEnBQ5T7TEh8+IV5gjYaE5bJNebMoifp1yTQT3B4Bgd0J8yVB3J3mrlDi7@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzwlZyU9j+g9WlCeAhsXLJgJkopy2mdNZfzOWHkrynsgJ/ejmhF RGrra5ONgc35qJ6oBSFRUt1FlNX6g/zlZKLNiV69C1epwKd3gm6SM/IvaEulPTn5Ig== X-Google-Smtp-Source: AGHT+IFDF3fIC1TYIja5mw2AjyTyiiffjGn58tRr+Syq2iizNUL4oksadPeKQH+rE5aF9LTlKNa7Bw== X-Received: by 2002:a05:6402:13c9:b0:5d0:e615:39fe with SMTP id 4fb4d7f45d1cf-5d0e6153ba6mr2841672a12.18.1733075241267; Sun, 01 Dec 2024 09:47:21 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:dac6:0:b0:5d0:c6c0:a1c4 with SMTP id 4fb4d7f45d1cf-5d0c6c0a2dbls260358a12.0.-pod-prod-07-eu; Sun, 01 Dec 2024 09:47:19 -0800 (PST) X-Received: by 2002:a05:6402:4492:b0:5d0:bcdd:ffa8 with SMTP id 4fb4d7f45d1cf-5d0bcde025bmr10063421a12.1.1733075239412; Sun, 01 Dec 2024 09:47:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075239; cv=none; d=google.com; s=arc-20240605; b=gmkTIvFeMD91kW0DPd6ert+JF49DDE+N6B4JpBPTbBcLPNHnf7z6ojkcK7gj0aEFHb naAqb/CqqMdxZOVqF8wx5pw3DkLNv57AfHSlCzqSjw+GrLqQ8L2rxlG6SlUTZGgH0TD7 0yS1boxnAtA3vaDurVQt8Y1smbNSbnraR8EvX0dLR8xcYxcsBFkwPgRr7vHwK4o4nIWY EPkQ4GoGZ9fo1QgMFAbZWc8gXvCoz1XWPW+J8h32scVtcwoTefgRZGvD+GzNz9treqfZ qfePOiZz145spI9GOEWfO2wfX0o/Y5AZfHa4C8t8d7/+a5wLz7KR5cDq7MDJNtnAfk+x AXlw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=VRSwirR0cYDzM5QRYtxIa9gW4NSPuiR64y3zx0uTKtU=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=Bo6AY/bt7QkdclAeg7voLkY+hMBX4muUtMRI/1s28TO0cDqynFxM//rsHG32jipD2C w34mXpdzRh12xZus+Eo9hJU7epSaWlmBcjqT3C9WCS4GRoMYWc9OzgFFxyM8UFf2MYD3 tMNUDQCJjZvaBQxwA6nRDUJnOF1AWugmOtML4HxBz/BNUC1PMvE233E/ycz7cOSuNEdA AsSxF87T1mY+iXrc59RzH+5R8p48R99ny3ufVncbH0LvSYKKZA4uLsr6IfVnDfk5MA7A TSAWGUU8uO0PUrzX66u6LudDi4/Qyx5mRG0nA52ebdh0stEUjzs9oxylsbrGiKzugrB4 eY4Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rcjBGlhN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4fb4d7f45d1cf-5d0c7560c5bsor838686a12.11.2024.12.01.09.47.19 for (Google Transport Security); Sun, 01 Dec 2024 09:47:19 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsNz9oJkm9NOutCQWJ8Gx5H362P6HIbxKYhSXXX1gomMchJcaC0RkMlagn1Vsd OilhLyNIz7gcSS3iimPNK7Se2EE5PnEbrwml4w2fKC5xxew3wdDaz5aTrW4xFiJc5+JLCjr/DKR Z0CdU4bnAfjbx0qI3+58hKKDuC9Sk3VXsmRNuS4UkjBM9zB0a6pTxgefvj5k4EReGGvd749NoZM fe3gyhLACCc6DuSs++GogTh3Rj/JXZiNtKhEutmGVaSbnyV8HO0EAl9+19f+94McrPHgKMTInQ2 FNU8m2G+p4u7rj5JBwUv5vDyDXCO7u8ueF5wESLmFSiL8RcQCK3F1fgO6CgJIYMYqTwFYvz1gU9 aEUchQ9/4BuYW/2wV X-Received: by 2002:a17:906:23ea:b0:aa5:451c:ce26 with SMTP id a640c23a62f3a-aa581074c05mr1724369166b.51.1733075238773; Sun, 01 Dec 2024 09:47:18 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:18 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 01/18] clk: imx8mm: rename video_pll1 to video_pll Date: Sun, 1 Dec 2024 18:46:01 +0100 Message-ID: <20241201174639.742000-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rcjBGlhN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. The IMX8MM_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) drivers/clk/imx/clk-imx8mm.c | 102 +++++++++++------------ include/dt-bindings/clock/imx8mm-clock.h | 12 ++- 2 files changed, 59 insertions(+), 55 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 342049b847b9..8a1fc7e17ba2 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -28,7 +28,7 @@ static u32 share_count_nand; static const char *pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char *audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char *audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char *video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char *video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char *gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char *vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -42,22 +42,22 @@ static const char *imx8mm_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m static const char * const imx8mm_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; static const char *imx8mm_m4_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "sys_pll1_266m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_vpu_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "vpu_pll_out", }; static const char *imx8mm_gpu3d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "sys_pll1_100m",}; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "sys_pll1_100m",}; static const char *imx8mm_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; @@ -72,28 +72,28 @@ static const char *imx8mm_disp_apb_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pl "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", }; static const char *imx8mm_disp_rtrm_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "clk_ext2", "clk_ext3", }; + "audio_pll1_out", "video_pll_out", "clk_ext2", "clk_ext3", }; static const char *imx8mm_usb_bus_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; static const char *imx8mm_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_apb_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll2_200m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_dram_alt_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll1_100m", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll1_out", "sys_pll1_266m", }; @@ -108,10 +108,10 @@ static const char *imx8mm_vpu_g2_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll1_8 "sys_pll1_100m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", }; static const char *imx8mm_disp_dtrc_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_disp_dc8000_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_pcie1_ctrl_sels[] = {"osc_24m", "sys_pll2_250m", "sys_pll2_200m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll2_333m", "sys_pll3_out", }; @@ -122,47 +122,47 @@ static const char *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_p static const char *imx8mm_pcie1_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; -static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char *imx8mm_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; + "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; static const char *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll1_out", }; + "clk_ext3", "clk_ext4", "video_pll_out", }; static const char *imx8mm_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_500m", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", - "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll1_out", }; + "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; static const char *imx8mm_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; @@ -174,16 +174,16 @@ static const char *imx8mm_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1 "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", "sys_pll2_100m", "sys_pll3_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; @@ -213,19 +213,19 @@ static const char *imx8mm_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1 "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; static const char *imx8mm_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", "sys_pll1_40m", - "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; + "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char *imx8mm_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; @@ -234,31 +234,31 @@ static const char *imx8mm_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "vpu_pll_ou "sys_pll1_266m", "sys_pll2_500m", "sys_pll1_100m", }; static const char *imx8mm_dsi_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_phy_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_dbi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_csi1_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; static const char *imx8mm_csi2_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; @@ -286,9 +286,9 @@ static const char *imx8mm_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", } static const char *imx8mm_clko1_sels[] = {"osc_24m", "sys_pll1_800m", "dummy", "sys_pll1_200m", "audio_pll2_out", "sys_pll2_500m", "vpu_pll", "sys_pll1_80m", }; static const char *imx8mm_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll2_166m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", "osc_32k", }; + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -327,7 +327,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MM_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MM_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -336,7 +336,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); hws[IMX8MM_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MM_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); + hws[IMX8MM_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MM_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MM_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); hws[IMX8MM_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", base + 0x74, &imx_1416x_pll); @@ -348,7 +348,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL bypass out */ hws[IMX8MM_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MM_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MM_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -358,7 +358,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL out gate */ hws[IMX8MM_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); hws[IMX8MM_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MM_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); + hws[IMX8MM_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); hws[IMX8MM_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MM_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); hws[IMX8MM_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11); diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 1f768b2eeb1a..102d8a6cdb55 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -16,7 +16,8 @@ #define IMX8MM_CLK_EXT4 7 #define IMX8MM_AUDIO_PLL1_REF_SEL 8 #define IMX8MM_AUDIO_PLL2_REF_SEL 9 -#define IMX8MM_VIDEO_PLL1_REF_SEL 10 +#define IMX8MM_VIDEO_PLL_REF_SEL 10 +#define IMX8MM_VIDEO_PLL1_REF_SEL IMX8MM_VIDEO_PLL_REF_SEL #define IMX8MM_DRAM_PLL_REF_SEL 11 #define IMX8MM_GPU_PLL_REF_SEL 12 #define IMX8MM_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MM_SYS_PLL3_REF_SEL 17 #define IMX8MM_AUDIO_PLL1 18 #define IMX8MM_AUDIO_PLL2 19 -#define IMX8MM_VIDEO_PLL1 20 +#define IMX8MM_VIDEO_PLL 20 +#define IMX8MM_VIDEO_PLL1 IMX8MM_VIDEO_PLL #define IMX8MM_DRAM_PLL 21 #define IMX8MM_GPU_PLL 22 #define IMX8MM_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MM_SYS_PLL3 27 #define IMX8MM_AUDIO_PLL1_BYPASS 28 #define IMX8MM_AUDIO_PLL2_BYPASS 29 -#define IMX8MM_VIDEO_PLL1_BYPASS 30 +#define IMX8MM_VIDEO_PLL_BYPASS 30 +#define IMX8MM_VIDEO_PLL1_BYPASS IMX8MM_VIDEO_PLL_BYPASS #define IMX8MM_DRAM_PLL_BYPASS 31 #define IMX8MM_GPU_PLL_BYPASS 32 #define IMX8MM_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MM_SYS_PLL3_BYPASS 37 #define IMX8MM_AUDIO_PLL1_OUT 38 #define IMX8MM_AUDIO_PLL2_OUT 39 -#define IMX8MM_VIDEO_PLL1_OUT 40 +#define IMX8MM_VIDEO_PLL_OUT 40 +#define IMX8MM_VIDEO_PLL1_OUT IMX8MM_VIDEO_PLL_OUT #define IMX8MM_DRAM_PLL_OUT 41 #define IMX8MM_GPU_PLL_OUT 42 #define IMX8MM_VPU_PLL_OUT 43 From patchwork Sun Dec 1 17:46:02 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3673 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1DEBC40D6A for ; Sun, 1 Dec 2024 18:47:24 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d0b063a162sf2375253a12.0 for ; Sun, 01 Dec 2024 09:47:24 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075244; cv=pass; d=google.com; s=arc-20240605; b=UKNPam6zFiD5BdWNSTnuO9Dm2JuNBwkirv+lso+7iZcRAnT67PysSJ9af/OswaMfJA hxvsOZbGCECY/cX//Qo5ii0G59r8WOngHClBmCkWcxcBXGlbzkNacpG3Pq/vR41Fo7vl WJb7urYrTUvREGbkmcRitM15QawPOaRcaFugeEotYkYFD3hOq0rayG6dtNvlmqGb52du CkZ8/y2t93PSb56P8BgPqwgsqcX7ylOOlThZ0p82chdC9DHb/+ttPsEJa61RaPn8oT9F 61DlRAfShtxoOvJox9I+sAShnNtqfZVlScpcGfHmeNc1K6kCpFX2gooyWnGVNXvx7zyU dGzQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vUCcphqi1C3WHIDarCwWodbU5dx2VSa3jQ1oD/vR+Qo=; fh=930E/C18Yk7xtHezTShfc9n0dCSAbVwIA4/Z9iOAIAA=; b=Ev3PSyhveDzCU1qcyL9AKAV8r7VmyftapP34PtNilP/r3ZDwgy8DdszyCJeh6zQ9JH 8CoGKO2SoDXWHbMCP4B32Lb2IZerYWQTt6Y9DEShNkyPKYFNfx8715o1f5akEXD2IWmo Dbt8wcCOE2SjuByGbVOwK5ibGmknsLYPNo+YmaC+eZT8FkCvjNo1iyFXZdeKW2uaYFWA 1B4ZXkKE2BG03zmPkO8rsKsuoVWiFuL1aAh3X6oWo1GAiHymPB5FAikntWuOLf/PyFpK TEVWcJVOW62xDiR5BoGJ2zoX1+3I0oAjO0C33DopPTA6tWeqAoieT4TrFWxsDi2vBtm0 4NTg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jSBGIsfv; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075244; x=1733680044; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vUCcphqi1C3WHIDarCwWodbU5dx2VSa3jQ1oD/vR+Qo=; b=Ek9Aiw+ZMdpVXSVIbrvyWuy/tSJYGz4mk24oQleuuj+CgZWqo5NVXmLaB7VJe0luXT lbBIwBmlz+tUOSdBhkSD3UIdRnO3/eXwlPr4u2gDyPSpqMyJDNhLIENfi2cC1g5dvF/o LpPrmiisZHDXF5nXe33Fd7ATX4jwzeOBPwgUw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075244; x=1733680044; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vUCcphqi1C3WHIDarCwWodbU5dx2VSa3jQ1oD/vR+Qo=; b=IVBqAFvHglcPUx1viVprPoTlX08+r8TlNcPxb4DuWTaFS7Igh1DwcjAYvFfKyL5cdX X2zay5bjq5QTvCK/y4AMnClmiNuIjkjYoWR3I0aIPxRKmbxgiXh8o0s3/7/nxtmWYuhA YybrE0GfUyiE5uymqA8XmxWbcWbLw/Ec28zimVisl7FN+QOY3z4Wi7hl/tPElsPwCCKt fJyXQQAW0bINGFrortmV4nseMkJAWYFoDwHK0RQZN8eB68iN+tBC541WZMk7093aW2Qa OODuxT947gxo8lZRsgYHeUtaPQaYriAKIQTr+6ndhqVCY0a/D5/PcDCA7kv4zvYVxT+A toLw== X-Forwarded-Encrypted: i=2; AJvYcCXGu/MkTwhszFIs54hFaRF2SQ/0p6KzHqZHLyvBZ3GSCMwFoVX+9sEcj2WzvE40Vbsaeb1CEwRw7eRs0Zk1@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwKlQKaGIKrO2wQiQmWSSezrJE2gZz10Tyrm/jjSY/PkVo7V4jW SxtlZMm574rT13SnHTZgpANyyZPt9HEj79jFXvCRvb2DvZHPb7AQ0gw4x/vBlpxEgoZsGkxW8Q= = X-Google-Smtp-Source: AGHT+IGqKMSM5NmC6ghE/ANyjHFxDbuSxMgggB6NsotIpg3hKMkEwEuEJ5wtN9HaZvTWb2fLC6hghw== X-Received: by 2002:a05:6402:5191:b0:5d0:c649:b2d2 with SMTP id 4fb4d7f45d1cf-5d0c649bbc1mr10986673a12.1.1733075243501; Sun, 01 Dec 2024 09:47:23 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:5c2:b0:5d0:9595:fd41 with SMTP id 4fb4d7f45d1cf-5d09595fda4ls777671a12.2.-pod-prod-00-eu; Sun, 01 Dec 2024 09:47:21 -0800 (PST) X-Received: by 2002:a17:907:7fa8:b0:a99:ffa9:a27 with SMTP id a640c23a62f3a-aa594754be2mr1691553866b.26.1733075241508; Sun, 01 Dec 2024 09:47:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075241; cv=none; d=google.com; s=arc-20240605; b=aXcm9RRySLom+eoTVWjcPZo8VNNcMS9rSVdwNyGncuR3OucdvkO4WyE0b4UUECHsC7 h6joF5EBMTa+OnNj+/AILXTT9n5J9iTbhbJBe/Y54C6xwDL8+F/BYajKqatH0LETV4Jm S1TZCxHwZNj4yssoR+NtuQSKyBN+S/LJ85H2enuIbpNcV8aHPWugtfOCrdzUqAJZJxqw Mo8KNezdwJSy21FMef0gBpMCpFqfR/tSn9vSjilORFNmlUbiyFInVAyG9rYCZGMdBC1+ I5kF5weCMVlbKHZDK+KDwsVrrX/+n3giUM+MrSD0SjCGd2oWOp4ISu3t1xVoC0FVSn6q uuJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=eSqxrvlSOtrilzS4oVqtZQSsrqzIaSxmH6tPcmFaubc=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=ig6XOFxRo5mucd55qNBEt1Co1UZSmOifjPP2JzlRGVJ71GGb1dXlyvHwuWbO8t1QtQ J8H9rbUWkh7AiAAJJ6XEHZcmhXmUqRvnePfm+f393lypujNO6D3JIwxc88RACCF75LhF tu3zA8pCSDKJjS+S8cqSUuJwFWx0jj3QrLHEoD/9yK6bFAJxyvtVL4csa++PiJ4tkQGR g+If8ZF3hRufcCTdGdnX05E5OMIc009CFsyx6aaKzYCbJMujetjt/FuwFxpr31b2uOcu IRVF/sGYiOSOn7j+C5pp+KedTHpeji+nlf8Q6V7Cw1Vd9/2cJhXC3WGNDm4CbUbxIM5+ lrkw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jSBGIsfv; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa583e3152fsor393839866b.8.2024.12.01.09.47.21 for (Google Transport Security); Sun, 01 Dec 2024 09:47:21 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctvS6c5cht6iiS2Up/AOebGSr1eJ6Q4dkMPX/X+Z240BmzIhUmLsdSvqfrilxs 1nhR4lMB1Y9YagaM6ZlORP9JjpI4eK+Kef5YtY1/dFT+ViZ7eIZ8laCazllx/CYLUHSMXvV5ySp x8Cdo49HDo1T8h03Vd670nyJ1lhgF88QMA2jUc80Bbp7LmfbiYy5vBARAN+HmHn3Qi87n9hba+Y owdDe/nqw1o50o7ZhaxB1+RsVQAkCG87JT3aUAtidSc9XTtI516LxeJq5q0h6oFUDYnnkHUPxOr Oecfqeg6jk61I0SKNM6++P8LvlZ4m++9KYIxkjYCZaa5Pr6DKkG3chN1fjTx2Vv7LdG/xTLtUF9 rCLuQl8jONkySivNr X-Received: by 2002:a17:907:7fa8:b0:a99:ffa9:a27 with SMTP id a640c23a62f3a-aa594754be2mr1691551966b.26.1733075241067; Sun, 01 Dec 2024 09:47:21 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:19 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 02/18] clk: imx8mp: rename video_pll1 to video_pll Date: Sun, 1 Dec 2024 18:46:02 +0100 Message-ID: <20241201174639.742000-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jSBGIsfv; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) drivers/clk/imx/clk-imx8mp.c | 118 +++++++++++------------ include/dt-bindings/clock/imx8mp-clock.h | 9 +- 2 files changed, 65 insertions(+), 62 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 516dbd170c8a..e96460534e7d 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -23,7 +23,7 @@ static u32 share_count_audio; static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -40,27 +40,27 @@ static const char * const imx8mp_a53_core_sels[] = {"arm_a53_div", "arm_pll_out" static const char * const imx8mp_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "vpu_pll_out", "sys_pll1_800m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_ml_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_shader_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_audio_axi_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_hsio_axi_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", @@ -72,11 +72,11 @@ static const char * const imx8mp_media_isp_sels[] = {"osc_24m", "sys_pll2_1000m" static const char * const imx8mp_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; + "video_pll_out", "sys_pll1_100m",}; static const char * const imx8mp_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", @@ -96,35 +96,35 @@ static const char * const imx8mp_media_apb_sels[] = {"osc_24m", "sys_pll2_125m", static const char * const imx8mp_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_io_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll2_166m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_mipi_dsi_esc_rx_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", @@ -159,56 +159,56 @@ static const char * const imx8mp_pcie_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_160m", "sys_pll1_200m", }; static const char * const imx8mp_i2c5_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c6_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; static const char * const imx8mp_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_enet_qos_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_qos_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_phy_ref_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", - "sys_pll2_250m", "video_pll1_out", }; + "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mp_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", @@ -223,19 +223,19 @@ static const char * const imx8mp_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "s "audio_pll2_out", "sys_pll1_100m", }; static const char * const imx8mp_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", @@ -276,42 +276,42 @@ static const char * const imx8mp_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "s static const char * const imx8mp_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_gpt4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt5_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", @@ -328,19 +328,19 @@ static const char * const imx8mp_ipp_do_clko1_sels[] = {"osc_24m", "sys_pll1_800 static const char * const imx8mp_ipp_do_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll1_166m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "osc_32k" }; + "video_pll_out", "osc_32k" }; static const char * const imx8mp_hdmi_fdcc_tst_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mp_hdmi_24m_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_hdmi_ref_266m_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll1_266m", "sys_pll2_200m", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", @@ -349,26 +349,26 @@ static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "s static const char * const imx8mp_media_cam1_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_mipi_phy1_ref_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; -static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", +static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; static const char * const imx8mp_media_cam2_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_ldb_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_memrepair_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", @@ -392,12 +392,12 @@ static const char * const imx8mp_vpu_vc8000e_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll3_out", "audio_pll1_out", }; static const char * const imx8mp_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; -static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -440,7 +440,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", anatop_base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", anatop_base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MP_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MP_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", anatop_base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", anatop_base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", anatop_base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -451,7 +451,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", anatop_base, &imx_1443x_pll); hws[IMX8MP_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", anatop_base + 0x14, &imx_1443x_pll); - hws[IMX8MP_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", anatop_base + 0x28, &imx_1443x_pll); + hws[IMX8MP_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", anatop_base + 0x28, &imx_1443x_pll); hws[IMX8MP_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", anatop_base + 0x50, &imx_1443x_dram_pll); hws[IMX8MP_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", anatop_base + 0x64, &imx_1416x_pll); hws[IMX8MP_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", anatop_base + 0x74, &imx_1416x_pll); @@ -462,7 +462,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", anatop_base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", anatop_base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MP_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", anatop_base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MP_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", anatop_base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", anatop_base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", anatop_base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", anatop_base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -473,7 +473,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", anatop_base, 13); hws[IMX8MP_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", anatop_base + 0x14, 13); - hws[IMX8MP_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", anatop_base + 0x28, 13); + hws[IMX8MP_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", anatop_base + 0x28, 13); hws[IMX8MP_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", anatop_base + 0x50, 13); hws[IMX8MP_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", anatop_base + 0x64, 11); hws[IMX8MP_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", anatop_base + 0x74, 11); diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..0601df6c8d38 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -46,7 +48,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 From patchwork Sun Dec 1 17:46:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3674 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 279CF3F033 for ; Sun, 1 Dec 2024 18:47:25 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d0d0a5ae15sf807612a12.0 for ; Sun, 01 Dec 2024 09:47:25 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075245; cv=pass; d=google.com; s=arc-20240605; b=lCh79UoXZB44r0q7M8aVld1hlQ0D2AIbkob4guDDySJGqNE9v/Z+qN0V2RPsXi+V3+ xqeHlCgOhNS1eKgI2GnJxYyeN0Mp1ICeKYc3HHiKGq21yw5Y5I75Wm5g3vANclc/58R4 ovC071tVfPQrag04FgXue6+peumISqe0ctIo/Ql6Ee7/wlIPKgP4G1vJQxdEIbu9nSPu 6aeQYlov23hYpF+r3Wt/Mm5zNZ3H7zeZ9PQEVJRycsZIslaEHjUXUFBmNE+aw2fLwN5t Yg3jAPaNhtv+Cegl2Mr+bFFucKdsgLK8AvvMduGPXdORmeX00oVdW+fS09CWX/zZwauY g7uA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=bq/53hKF0qcGffdN6M4MYhwCHdu3jHqPYr2qti9yANk=; fh=J4tNXDcpswYuRi3jznDvcYdlJhLLSWzOue9O6IADqzo=; b=PuuEWqziFaEb6zD856lEIB62LAYSNH3O1Iqc+LG++dOFec8KBVoo1FSL6AOJBP8u/d byd69UsPxVZFTVI3VqM2EKhBwi5myQfy1B/Pu4YcA2+pKi+fOL28t8+2D6loo0nCKK/I KcRdEJj7DspLnAI7gNPYxsNfhTyD5mP09RD8+t5uBhVxx8qt295g1duOQI+WqpkE3WZI whfNeOl563uX7zE7HmcSOR1NzPb0vj0K92JCd9TICLFao2SY0/2bIL4pcTeJ45f6+UP1 46Bdwf8ud805KqaNjFHAZ+7JuNc4fD7qwyLOF9unUzRUhi+ZYQ3R3j1iirYXZ5OZBnKz osnQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="hKvfE+/h"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075245; x=1733680045; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=bq/53hKF0qcGffdN6M4MYhwCHdu3jHqPYr2qti9yANk=; b=hKm1KuY4GXMegbDwMPP56IHHSedHJ0zhcDJWTmwsE3asa6IxBfQfqfjorA+2Nuv28d 1rGUwaTVP5fspPhv0TiGRQ3HsxGVnp6RBi6w40xQesiARwBY0lCicNEBi2epraBMRway MXK5d4uFPXLvNm2I0i7JY00rdXynfEM4jQo8E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075245; x=1733680045; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=bq/53hKF0qcGffdN6M4MYhwCHdu3jHqPYr2qti9yANk=; b=TA6ViZ3L7IIIsA1yBTTy8OnkiNGElna0ZbvZ6aDLRQN7iwkSuscgQuPuTQ8Aw+0qFH 4Dk/2pbIHzThcijU1s5bU0zoGXYVbyy/ZnJFAzmW6dhfiJRcFSPcWnjPN8tiRvowD8tX 8tDeMd5UQbHKuSI2fQmMRavabt5GyJTEJqgGCjZuRDmnyR6ByQ9OVpcMzgAUBheML/wH w7ubdKPO4rI8wUOehbv0ThlRtpiGL1RMdG/63+BW0L4uXJII5PP9XPzrHDdBUrt4jLiL Ni/HFh0KOcaBLP+e87VmgDhGh94W9vEd24nX+XBzDcdRqvR/gDB6n02usjeNUzZg6EX0 VSpA== X-Forwarded-Encrypted: i=2; AJvYcCWpvbIvvm9Kj9m3ae8jdQVCpbkP5LDXOYGUdP9I1AH82AFXBi64mpANXOxgaOj0YlmJhRdKyClZjCh6JMya@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YweLoY/kW08iF1wyV6sd+8CEinwoYx+wHF1t3GMmpodrjKidM8H PPYwJEmwFp+c7gT3x6q45IJa37KtSWIyULkDb8EvDEKGD4JotzJscR/fErEpc7QoKQ== X-Google-Smtp-Source: AGHT+IHHsH/eDQeDRAN245/Qtpw5DsjHK1UsmwNAxWUxR5jtOWK95frSXl/UgYvXtSP9J/zZq3w3kQ== X-Received: by 2002:a05:6402:354c:b0:5cf:bcaf:98ec with SMTP id 4fb4d7f45d1cf-5d080c49b2cmr16877944a12.26.1733075244805; Sun, 01 Dec 2024 09:47:24 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:dac6:0:b0:5d0:c6c0:a1c4 with SMTP id 4fb4d7f45d1cf-5d0c6c0a2dbls260369a12.0.-pod-prod-07-eu; Sun, 01 Dec 2024 09:47:23 -0800 (PST) X-Received: by 2002:a17:906:3d21:b0:aa5:3fa9:e90c with SMTP id a640c23a62f3a-aa580f56c51mr1711717866b.32.1733075243027; Sun, 01 Dec 2024 09:47:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075243; cv=none; d=google.com; s=arc-20240605; b=OeYSlRntwGH8nRdbC8YhbpMtH2c1O7TE4tABwn58sY0m6W+Ulsn8jfrq9EcYwxY8x6 iB9susBJORz8EptCfUusrVhf3PLHQPQDLyLbXCHo+8lUIdl2lVOdsRNj4YesAopdyV1f QYZxpVp6x1zEiM0Er7NKT4L39kDcLILkbrqlsifjgRH/fGw3o4r4AKulL/3Trt4bJU0N rUX8X/b5CknEMJpSaMbm/AIGZ/mIFsWYuShvL0DH9cIcGndBLa5ky9+77gPwrkkspYx4 87pkTiRpPR7yaikSAmU1u2KWMDKs6yCHO4O2KUliItOIcP/HjCphIyNAWvBqD1s7tNDb 298w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Ta60IQaIhWAnkSstQ5gFLSU/BoHgdvU4T6DFjF2nino=; fh=TcT5mq+DOC99WOQKF/pyM5BqA4EvWwQBAkqh1EN56Eg=; b=b+AxWgph2UtsrbJn26DFn1GB/CoqwKgSXOkvDwLU4TW4BLTndPJFLrfm1rWMv1n03L TGamE0vrpU3I/o6lTigPTyvdTVVs4Ki24xk8XopYrNbcbHl3bj4a9aXzbxffecAjFUZt fu5UJClVfpj21zeU9J2cmIKohWc/evSjrDuCupj6Nws2lRxHfn7pLTrU4pbcK0UWFI1y STpBsvT7FDyTJBVRoyfoJKjzxFtp1P/QJIFDO7WIfKyakGc1KaMRg6eT5LB0PkFlARxc OcQPGW5ouzcZGoQYVYPOR6iZ4w1ytkQSJwuuXseVz9LtVCBkRSQOD6gniM5ElOHvKqdu ybTw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="hKvfE+/h"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5998e2303sor231560666b.15.2024.12.01.09.47.22 for (Google Transport Security); Sun, 01 Dec 2024 09:47:23 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvp7iNq3/u4GRBdpjnQXr7J0Cejyhz0COik9KQgzfCK00wnGvL4bIy0fNCXJks TLf3Xy4fxfllB6/u6KhyZJVgPAsqK6tVjE2uBzPGb9FoOpTrUsE0Vk/Z/QABCb4B83bQ780ns25 VszONMvTq9a5s3jG0NFeSTJHxQm0+UJI8ywlskGLzL9poo1zXl54blKHCZkl38sIrB1rFXF3zFz buxOiMRHEv9NA2YG1fP+BKBhviR4S7XLZlOtI6vBUBlZK0TeB5etdwG0XxYA9iHTRyWTeL7Kc1X ee1hK8V7zoXV6aSFTdr+0gKtroHcELOASi1/ylDbkUfEFMR+Bv9FwXAkfXSd9T8svQ15pPkwjRR lwHrt+B2Vslnrmd9x X-Received: by 2002:a17:906:3153:b0:aa5:43ee:2ff6 with SMTP id a640c23a62f3a-aa580ee8d40mr1783857066b.1.1733075242627; Sun, 01 Dec 2024 09:47:22 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:22 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 03/18] dt-bindings: clock: imx8m-anatop: define clocks/clock-names Date: Sun, 1 Dec 2024 18:46:03 +0100 Message-ID: <20241201174639.742000-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="hKvfE+/h"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Define clocks and clock-names properties of the anatop device node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) .../bindings/clock/fsl,imx8m-anatop.yaml | 53 ++++++++++++++++++- 1 file changed, 52 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml index bbd22e95b319..f439b0a94ce2 100644 --- a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml +++ b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml @@ -30,22 +30,73 @@ properties: interrupts: maxItems: 1 + clocks: + minItems: 2 + maxItems: 3 + + clock-names: + minItems: 2 + maxItems: 3 + '#clock-cells': const: 1 required: - compatible - reg + - clocks + - clock-names - '#clock-cells' +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx8mq-anatop + then: + properties: + clocks: + items: + - description: 32k osc + - description: 25m osc + - description: 27m osc + clock-names: + items: + - const: ckil + - const: osc_25m + - const: osc_27m + else: + properties: + clocks: + items: + - description: 32k osc + - description: 24m osc + + clock-names: + items: + - const: osc_32k + - const: osc_24m + additionalProperties: false examples: - | - anatop: clock-controller@30360000 { + clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; + }; + + - | + clock-controller@30360000 { + compatible = "fsl,imx8mq-anatop"; + reg = <0x30360000 0x10000>; + #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; ... From patchwork Sun Dec 1 17:46:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3675 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f69.google.com (mail-ej1-f69.google.com [209.85.218.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E4A343F033 for ; Sun, 1 Dec 2024 18:47:27 +0100 (CET) Received: by mail-ej1-f69.google.com with SMTP id a640c23a62f3a-aa50cf10593sf235681966b.0 for ; Sun, 01 Dec 2024 09:47:27 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075247; cv=pass; d=google.com; s=arc-20240605; b=VJEVoeSqdM2bBVQdfXAQAbvipzdCldeh0f5MsiNvQRXuoLJNObh3Ry2kAdW3cB4aBN U9ovZDA3wsZhQoxasoKwgMxa4vytEnqbQr1AeqWZV7b92Oxr3H2WTeKGNTq5wteJ+qUt AC6vRSqLBfSh+6vk9ChKCWfutAppNjA6DLHV4ppAKXcMrxfYJJBoS02GycYm0WKQrWD/ PiWd7IOqzurW9zgtEBlWavu0rjr3VyFZ95NjF1yVVHyBPq5hgHw3Mz/C6xrRLrePUVeT KJ/i/Rzx/gaxL2/4lwgc6zIyxDaE1XIXBSg6Uss60u+iO5coIGlpBDM7D52gbAU9OZXM yT9A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=LwSCYgZFqsjF8xKbzEs1S13LXFPUfLtLX3Iwo5+Pxpo=; fh=IIPzzLWheu6w+nuwMZw553IkE0Pm5D1dS+xdc510UQ0=; b=hh+qOnZ3GqRX7/T1JDU6dYtbL5qWnCvZzR6h8zVZv+PFQuM6GZaPyM3fPYp+KNm1JF l2+HSaUkxXUeahavq6urMuexl5sDlrb37JnpPpBU5H+hwEKDjULn60CDah2ThCYlEjC9 B5+h2cg410rbGY8haB/yWGiy7HKO3oOm/9hS/rOaERXIX9tG8aoYUWACoNXPGS1hgNuI 4Jq66hUVILAMj0+7u2cLjYZ/XGYd+I9trSxQz6YZt96neNkOZAkTtvUL8PEaM54liRTD pGsm9EXlH7JQwWbvIIAuK4ODzpu0W+9m1pc+4QW86lr6HitGuq7iFAtRQvbb4i4/93gb /g2w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VHQiHI7e; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075247; x=1733680047; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=LwSCYgZFqsjF8xKbzEs1S13LXFPUfLtLX3Iwo5+Pxpo=; b=Y0xxRJ7ZzhxDA8mhdvrYR6E6f5K6R7U9nIMG0aTMnZ+6B/A5FdRIfB3wcruZhIXDiy 3enVJofzjObd0bqpOLkf+Pq8MDDLmDK6JClk7OMWCp6tEpQkFrg1fRPY6N/8KoEgS4xY uQGG/ecxCpswIcEDlMEV7dYD+qvVovBJpdFN8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075247; x=1733680047; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=LwSCYgZFqsjF8xKbzEs1S13LXFPUfLtLX3Iwo5+Pxpo=; b=t/her/HGionvcvYs2+Y4tyiFmBWfIozLpA1ZvAmOHoYPSSjW4E4wihBZF2oMpUeDGl bo/k+J31aXwiF6KAtLLadk+oBLBhI97438xZoqLaYy5vyG2K8+b3p+/mB4aY6T9lz/rL suRj7yc50/l6OtEv8A2jtOKnv5ti5HnW2TgCS1033O7CE89EX9cmM0y2MCucQxA07/4c UTiATXhzwKhMPOJ7b7nyW9hj5dMAKldvz1ourMRqmNIB5hgltVapYE7YYYeLhccbQ8cO 3hMZ3QQhhPJJlOzcDNTvJBNjw7PJzGkkY5HzCZeMSxKZBv+de6JQvyu9X5XYhNInwiKV oUvg== X-Forwarded-Encrypted: i=2; AJvYcCVFtVje+ZFFjrNonnjXwel19NQOsgwyp63TbjtUKTg3d1iuggal6h2zEh5E/bdlEJejSLIdEr0g6C4Vi410@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzmqIpBgKqiar0w6TGmjUZi16yfiNPlyzA6qg5XKD43Bji9LOJr nQN3BHdzLKyZPKQO21AlVYxIA7OFohzsoXrqQHe9WU/1C7VMr70OwOvaVCvSmgfuHA== X-Google-Smtp-Source: AGHT+IHKzwPC4nTC21vXYG1SHNQf0lw0H4jpDXAQrbL4B9FXNFJ6+kYLvylskmTEGgJLbeFCNuxvpw== X-Received: by 2002:a17:906:30ce:b0:aa5:3591:4208 with SMTP id a640c23a62f3a-aa580ed0a58mr1429873166b.12.1733075247514; Sun, 01 Dec 2024 09:47:27 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:254c:b0:5d0:d09d:89fa with SMTP id 4fb4d7f45d1cf-5d0d09e342dls385167a12.2.-pod-prod-09-eu; Sun, 01 Dec 2024 09:47:26 -0800 (PST) X-Received: by 2002:a05:6402:440b:b0:5cf:e218:984f with SMTP id 4fb4d7f45d1cf-5d080c5810dmr17900998a12.27.1733075245433; Sun, 01 Dec 2024 09:47:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075245; cv=none; d=google.com; s=arc-20240605; b=ZieEKTVh7nNyceQElcPcPkt3rTZKYSzsPS9XuQNs+PLkKG8+51F+RH8zdI5RCQD0l0 JE5IFV+NJZs/Xm3zQTB2WBJxMRomIlzBJ/m2Cth+jZMtzef39g9kqlgbqoisaJiT4PQM afW8YFV5qPpf4IUdPK/6mb92DqdTQDX5yxQ4cgrTdrqCXaPXiHeoZsVQd6KL36exXYPe mL+UJ2eUMPAAE4HjzbihnPhx+xbH4epURSAIxeFNWICYVhS3JNnILLVJKMxG0r1YI93b X9WwQuGyeW7vS3xWYYF/T5+v7xFjBqjeGuVknxvtDBE21tsK1/Oc/q91/XdV6bInV0Dx tP1g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=UdCZTLlLc9wAxF7wv9T8uwvI64qeiIyF1MUa7CbWwfE=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=Q7ksw8pp1prMK2WvcPrmO0uC7nebnU0THAXzCggSbIgm+MzerJqqpRu0VBPVvMfltN 8lSdeWLC+RlQdGWlxLXzWxESPNNNBftpiVTD66lB+8OVHUMfmjkvj4L7hZ5VeR26yHw7 /rWdHavI7njhVzPrKuUBLkQvPTx5D4cQfCnVpBni2l7yYwzAQMue1AMNnxnYZO3m1bCz dbYN4xwqVTRt/X+P4ZO0PSNVOYYbt4zQa/cuDV/8JLrEsFhaSemyNS7hsKQP7GqDiYmL /sJwsEWGfQOIChK5cWf0gFhJPc99/wU0Uaynh6MJ0XOHq55vMvl2erNqc/X9vEclWjLX ldeA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VHQiHI7e; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa59949ef9csor226841366b.0.2024.12.01.09.47.25 for (Google Transport Security); Sun, 01 Dec 2024 09:47:25 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuNv/2Mx4rfQ218tWH0fd3WEKP5cjqv1tOoWsJJjCviBs7zJIn9y/KTwZHxS+t J3CWacP4PXnk8OcJ1FK8wfI9pd0HCimmW8yurcfGSgimFy+ESlOb4OEFX33Fj1p22LC6PE4xLX8 YPAmqLnW0nRBV1vJkVBSZRLvKJ/Dx8OvzUroftD+CIyX1hm51KVlmhvxOni1NzD+RqFjTG4oetM a4kwg1A89JGpc8oTp0c1dA2ZWBwMQxkBrjumL6AsEMxMWMU8+dHASKsLTOODVPjb8iEaJrir3ts TwTvXnlRyOn9oHlqQaO6RIgq9P51GQzdhcqtt73cMgbcNfjaAASVon/4fD1JI+T7LK6xnA7fcYB hM5QlcUFNiave5FXu X-Received: by 2002:a17:906:2922:b0:aa5:639d:7cdb with SMTP id a640c23a62f3a-aa580f0ddfcmr1431249666b.22.1733075244684; Sun, 01 Dec 2024 09:47:24 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:23 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 04/18] arm64: dts: imx8mm: add anatop clocks Date: Sun, 1 Dec 2024 18:46:04 +0100 Message-ID: <20241201174639.742000-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VHQiHI7e; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mm.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 4de3bf22902b..597041a05073 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -600,6 +600,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 1 17:46:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3676 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 224CF3F033 for ; Sun, 1 Dec 2024 18:47:30 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0ca174864sf895721a12.2 for ; Sun, 01 Dec 2024 09:47:30 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075250; cv=pass; d=google.com; s=arc-20240605; b=Mugq7tgycbfSAdQt24X7oKau6G7cIfTvCZzVSz5w9QVY+0+cZkeb/OdO21TnLJdnJ8 B0OJLfH7CTsdiVVdushvvdVkwIYAFJS+s4dSZv651XEYKzHfrmc+/2D3lqRLRru4QdE3 INAZMcY/C1j4XTxZhrMLR2O9aNdHgAsHxZQD664phINUk59kFYOx92QjbiQqWkXfJUEW m13q9qF0SRZwFb3l3nWE0eXaXSOHZPtMEB77DYk2uW5W1gi3nn34QEnsIU20o+MES+rP MpIKwjrC/gVjpw2nfqm2AxrHAfA/H2PJgIP1HF5Lc+/yCqjDrsOprfd4FBLqCpPCDboa wnHA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=4t/89TgcFTo2wijNrmzokhAYMGpVfWYTwI/JXKcrL1A=; fh=b0jZtMGIA+I2arSXhT4uoHNodHyIApC+CJ69MkmPfm4=; b=DMY/qThVZqXDBzYrfund/bUTums8AG+e+R5EX97R5fS5zhUEYzi60ew02+mnx3Jcdy nCiCA8360BB9i0/dnLuh9C9ZZufO4v/t5bYYtOb0lHa7Lowu9gEBmXdyduj3GPHU1SNM GoC5yflSWt/rKHymXR42ZKn1nBtdgmUnF7ctOeGeBRoZm4eUep1YS/0f3L+6pEaX1E9P QsI/UlHo5OdiM2SeNFYlMH1VTwSIfTGiinVf8vD/HnN4cfZEaqDn9u15esebjWev0ePT YFVcirXYd0kFEq7sZgelSo89YEZ9VX7lG8XqyVnBEqFTQD+6jvxDCwvHZ/ukCXfVrbyK 1DCg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="oHB2eS/K"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075250; x=1733680050; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=4t/89TgcFTo2wijNrmzokhAYMGpVfWYTwI/JXKcrL1A=; b=CCB0NPwcsLQ8CIOaZZoUX0c2dvAkERqiSGsAth6CMYl6KrEuII6lYLKRQNHrzVe5vH 0SFSEtkxqak9AUNyPHObXpmvSSKrokTViez7xF0vw0Ea09bR/5q2W+4VhlWhAPV4W0SO t1vy0EgqslPKMJGN04+HdkDI0/1NdbsMnD31Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075250; x=1733680050; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=4t/89TgcFTo2wijNrmzokhAYMGpVfWYTwI/JXKcrL1A=; b=Z56UXOS7UW2BFSBbQfp8HXNeouYt2+945ZsZVQkMTD9SV43vmc6XeBzS0KyHWe2ccc lHTasgtC1j2KrFrKNEnFE+KIjfN1agtjbx6YfluD2zj5r+LByL0LtOt7KjYVkxWjFjtB jGrqefNJVAfYcaIZeeAtvyQ/eAhWj+iGB+G+qP5VOiFt7D/Q6PIshOKJm+l2sfBVXqXk vsO5wCD7brgVvtzMFvgokxVjTt/TAxo34qlwvADPQLl/LbyQUL8Dt8q35lpRDgBeh8+y KlJok7YwkYSVklYASjhxs5oMRoU6t4qOQsSvMgo4BMGL8hYH/kc/mc+TdV/EggIWPnt5 tmjQ== X-Forwarded-Encrypted: i=2; AJvYcCVMdNFlpbZ3nx4+e9aCDNr8UYf7JClLANMuY4jsJ10UyGLwOHLiIFZsvHUtlLfR1NwjuJP5uFR2VlTH1e8r@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzbEDFG7LC0mKOLNYL5onqdig/3UpAVH6MH0AwjhJ2eIm97YO7Q IRzbpiaZLlC2x99Fodb+7sMwjQ4Wt6Us731dAv16q+Ufekd/8InE7iy80xQBqpzPVw== X-Google-Smtp-Source: AGHT+IE3nG+LBtq0dWx9X1oI2rJGdONBH+h+xDPEjD6bVhmelZ99nJTLXUe8CH9/ZtuR57J+AnmHyg== X-Received: by 2002:a05:6402:354c:b0:5cf:bcaf:98ec with SMTP id 4fb4d7f45d1cf-5d080c49b2cmr16878188a12.26.1733075249789; Sun, 01 Dec 2024 09:47:29 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:13d6:b0:5d0:9923:4b97 with SMTP id 4fb4d7f45d1cf-5d0992352f0ls360405a12.2.-pod-prod-07-eu; Sun, 01 Dec 2024 09:47:28 -0800 (PST) X-Received: by 2002:a17:906:18a1:b0:aa5:46b6:4344 with SMTP id a640c23a62f3a-aa581076af0mr1663749866b.58.1733075247889; Sun, 01 Dec 2024 09:47:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075247; cv=none; d=google.com; s=arc-20240605; b=kJrLf1fiLkrLAvKxp30HvtjunJ4YbOII0tWHAYprHydSChcHyfm0rwa+JTmB4pH8T3 3LsWJe+s7cHtMDVWeqB5CvdQtol7FbtrrBrkPDU+pyFC3kwsVY4Z9Ban6+vODTHpN3II a57rbE3DsWJrgEPWYV0ieevs+uSbAG/ORJg6YLxTm1rqr8yI7Vt5pQyp8k6OloHX5eIY J7Dv4NJlt4epaH8MrhCS1uN6Pk97RNBMwgmDTIPTIcgnk7RjFgsaBnyHL8vNlRd4WhYj j+O3uNnmZHoyRE3jvYgEtU+H6dw3PDorwJqZcOmnWh2Xx88L2a/TNLB2NnCbKtJLtoTL SeHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=25hkQ29mTLGKqj1oFjf7AGoT1DWsKqPuwzAecsYSYFU=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=G3SgV7Fu61sIse1D9ferOFcGXf1yuKH+BKeu8ZDlQeD4KeRL7WflTB1dCJ8HKPfb45 7BQmZE6B15w5pU4daYMkvjVxSg+xh4b+O9c2ivC8cnXD6+88bjYOqJu59qvmD0dAw6EM eBunN3zABpqw4EZGS2BatrS5+YwL9iWeTgYJ4pLk23nCyXJUS+nnbtjzFPU4PqUW3rYx Klkpc/ub/svr/nE/25UcW3IAZhZnRdh/OjxfxI4rSXz2YVwgutZCe/XUUmXC9qGDrBnU yRhwCglWKfjxImh4CWJnpbE342SDDoIoPiPNNx+52zb5yBxhJ9X6mGsCjFS5JDkdNQ9H 74bQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="oHB2eS/K"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5998ff344sor237869166b.16.2024.12.01.09.47.27 for (Google Transport Security); Sun, 01 Dec 2024 09:47:27 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctKTGS4d+16WMA3X+ResOgqVSEPnI2N2ruBDdDMXNQB1xyJ3lfJMb+mozDbuI4 vIeKb/Pzf2n4Dl7Fs8Ow8AYi0dp4/7/yf7DvrXLxMba8rek7TkoAEZUOgyAZLYJHVFWv1diBAxI /BVphBZl53m23jw4ohLUWLB2kxsun+eGlW0Tj0mgGsnR9CUAD9mDS6Od3gGPyTionNUMFerItSw EWQnlAN4wt699aLRxSynw7/rSQTa8zsAN12xzFy4oJP0GcgwD+Jgiwn+MiV078X6w69/ISrIezn SYikldAAd4CxWWtgzmWHp6yySrRq+EkhGjXSFkbyfe0wE/CWNhmVKJba3Lwpz4zEmhrcrEnB5M2 Q34dB/NUXnK3/cdzU X-Received: by 2002:a17:906:3152:b0:aa5:2232:c8e4 with SMTP id a640c23a62f3a-aa580ee8d1cmr1705022666b.11.1733075247468; Sun, 01 Dec 2024 09:47:27 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:26 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 05/18] arm64: dts: imx8mn: add anatop clocks Date: Sun, 1 Dec 2024 18:46:05 +0100 Message-ID: <20241201174639.742000-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="oHB2eS/K"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mn.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index a5f9cfb46e5d..49be492b5687 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -606,6 +606,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 1 17:46:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3677 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3C5B03F033 for ; Sun, 1 Dec 2024 18:47:31 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d0e56a2cf8sf304105a12.1 for ; Sun, 01 Dec 2024 09:47:31 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075251; cv=pass; d=google.com; s=arc-20240605; b=KAVsiFUB4bYxeTnDFCVZ7dt5LuHfDsSUEzmMU05Hv/mVMjT3fmeuEC4tu/ph5LdOCc Rp2pBEycIawz0BmhW5MX4Y6oRuWqtWUdwzcQM5naDTuKcdEexPlO/Sz/hmKKDMRXRvSJ TbEDk6z7g6jqTrTDMYnRWIPA8YqhYYESE1JPoWuX0/aWQ3egsY4oHJXNO4KZzRLCTKp/ uByAVzDq10t0OJFvVUQhYdGjSZ4u/OBdhJJvUjBbKhLiLJZp3JS0A4Li+LwljkV6ZesI me/qpReueSXquHRs1eJUFiX5SKqCOIyPU7zDfdHbqdMe34RRwxB9VTfLyxWB2hvn7dZB PpLw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MVS6z6jp1hTwJSisZ2qqu9a0EumZUdb6ZS35eV2sC0Y=; fh=C2ahQoeVjVOsuAR/oo2Z8Sw4NIeuakyfWQNeJyYrPHs=; b=NmbT4f+K13sZTB6RTW8Ed1Mgv9FkthChUtzy5Fr7KJs+QlVycAhmFNnnb0AKZWR3u8 0mfvgCKF1g2Scw5EirpOBAT2Rd6kS2X/W7mO7cpEvAjfqlo3fD1vQjVWtr9ZsE8MslWD eEnVmeLOpB/T4Ma8MOq6aNKN2dJd/Af1b1jrI5CQ/4t+t8sfjqnw7ljez5wumJHVtO9p L2hsnvfG/l6U/1Ups0/VEEtcjdN/NzGppIZx2htFJpzk66ub05/7SSGAzkiUBsmVmHKZ vG5XVxHBs+wz5MbXOnJTzS5bmR+/az5G989qKGt6X3MTOGrdO5QrxvHWy0jBzKE3ttLJ JKyQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pXAu25ES; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075251; x=1733680051; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=MVS6z6jp1hTwJSisZ2qqu9a0EumZUdb6ZS35eV2sC0Y=; b=AHZWMQoGX2D5hbPF0SkxfmVFTmJa034LOsw/E+zNxvZtACHE9xxpollYDlNVV++MxH p5JkvHoEzcsM9yHBH+TVhITdVzB62YsHplFrj0i5yDKNjgfY+vG2uk52nDhyVVCXZYjy LBhnUqymWhHEx9XscCCurv4a9LlrSuYMY/oFA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075251; x=1733680051; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MVS6z6jp1hTwJSisZ2qqu9a0EumZUdb6ZS35eV2sC0Y=; b=usXGSK4L98WDnnIfRz9zftSTJpEyDgBOQAYpFJCQ2OELRHQd8PYf4A7Vyyo0LC4hnD xawi8aeiX2vHr6DEm9qnO4qyAd6OdxkbUUb4Bi/LJuUBDAJYZ93jrJiGIwQ7o3TR21sl HO4qMs6E6ZLSDEep3cVOxiDPGK3JAtOA8IGiiRpNGqR7+zdhT2iLYnIVB/BnR4AGBoSo DWH3tW1CLFDEqS+DQcmSaZGbcbEYj0oYLO3ohSAgf+KeYPXkv4Y/5sF2SdKUT7x5T7kt raIVqC84Lq+LjYobzNC+LRHIWAt6NgN7q0t6hGgLX22qTdDVtqIFPY6pI+DSTmu+lGfU PXDg== X-Forwarded-Encrypted: i=2; AJvYcCXvDp7EU4vBg8diL9DW9Va0j1w8CRXyaLCYiRfgEmXiViwrlCame/i5BE1OeKNJvdZw8nfnqPH18XNEZFew@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz2YiZSj+2iYWqP0pc8e2zvW1ZEFmzEJLADjf7IEGcsHbZoriRz dx2zuhCvWmmL9aW5dcBrbrbEp2o8p18WHaff19k4q3Rpne87ZvtCWITVpuruyZ/rtw== X-Google-Smtp-Source: AGHT+IH8KH2Af3umdRqyRz1pE6CuA3oXlgTpq1KngdwgfSf0kGV8xeosntg35WpD99VsOz0NwdfoQQ== X-Received: by 2002:a05:6402:5186:b0:5d0:8f20:e4df with SMTP id 4fb4d7f45d1cf-5d08f20e6e9mr17773037a12.8.1733075250865; Sun, 01 Dec 2024 09:47:30 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:cd55:0:b0:5d0:d5d6:eb6e with SMTP id 4fb4d7f45d1cf-5d0d5d6ecb1ls256519a12.1.-pod-prod-07-eu; Sun, 01 Dec 2024 09:47:29 -0800 (PST) X-Received: by 2002:a17:906:3089:b0:aa5:76f1:4051 with SMTP id a640c23a62f3a-aa580f578d9mr1663231666b.35.1733075249033; Sun, 01 Dec 2024 09:47:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075249; cv=none; d=google.com; s=arc-20240605; b=XRVGrc4SOOvIeG33K1kazpNMSu3ropkdvq6LCJRVkO0jAO5aafEAGyayRWOGq4memG NafwFtTbKe2C+JbdbVAIXj+JSO7d0ThHvKCKIngqKYVmVM18A9WnMhQCTP53gAuAwNhJ kmvbMRsFtKYq6m422PkHmesfKtOlnklbZBUYM8X7u9Qmw6nySrXMDhvR1YWy1SLP/ybD d5LVaHUpqHhR67WS16ZTbfYqMt6EtuMHypuSsVWItLTwVQUDe4l/O6xmDsxU2i8rHBeT mSYWNhzP9eisxyYCGWQkJx3b0d27geN0v0FVB2M8fmmdRB6c66kNTxqByUOxYF8VXiIW qhAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=GYgi3gWsFZ6bxt2QyzESPfQwAyIPmeSWspE8fxXg91M=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=DOChv9UYLlH1QQ7jCCp3dvaGNM1crL2GaqbBeN32H9w6uqDOEc5CeW8g+nkWvQWiy1 Fm87GBjJX00/jBd48/27hQ3YpAcJ29Ptve7PLVeS74LbUvC7g5IjNF3RQpQrtrbAMEeb 3mz4QkRen6ujejJhLydK858/l+iHGUss7QUcKNBBKuOD0AN/4i2wKA452jGTXbwT3aMN sbfHMSut6KYUh9CX8ip8EoZ3p/zZpi7guHXM/F+klq3Svyq26x0B00XcYfaBKH9GKjLc emEGHjRR2kVvuWGmteh00biZ62NkiOKyeyMvO1YKIvsMHqZlmu/PsSA7SLBBMrvs45Ut 2jqA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pXAu25ES; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5998ff344sor237869866b.16.2024.12.01.09.47.28 for (Google Transport Security); Sun, 01 Dec 2024 09:47:29 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnct07x80GoIVJrI3+np21TyjrkmTc+kDsyQDQIuENFMyIZuO1agAnILZkc92caL PPULG7u8Jic0Z8bEUdNyajDnwCVkOzCmCeZfMeivlUebwRTrwjoObpOJs4LxTA1n9I+vSIy0nNn Vm7StbwTUd8++epn5Nkk1LivPp5YqGJkZ2hrr0rkGRwV9XDwvBqjjSydp0Z9gCJC76CRsNhCKFy i4vQk3mq0nhmjh0pljKwaRJt3efjPfIB8NaM7wJjf/BuJNXQt4nnKdVH6TEtwZS/fMGkibdI+BS 3ShzxyVQFUfdVwtihJ2Wmc3YA2/itJGF0/ZOh7rWjfu4SSw64jk2AS1WB+6ww88QJ5SAQ127RA4 hxZZzu1b9wShuWgG7 X-Received: by 2002:a17:906:2932:b0:aa5:396a:c9e8 with SMTP id a640c23a62f3a-aa580f27899mr1226207466b.23.1733075248682; Sun, 01 Dec 2024 09:47:28 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:28 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 06/18] arm64: dts: imx8mp: add anatop clocks Date: Sun, 1 Dec 2024 18:46:06 +0100 Message-ID: <20241201174639.742000-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pXAu25ES; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mp.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index e0d3b8cba221..0b928e173f29 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -709,6 +709,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 1 17:46:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3678 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E7B833F033 for ; Sun, 1 Dec 2024 18:47:32 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0c64ce365sf1309723a12.0 for ; Sun, 01 Dec 2024 09:47:32 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075252; cv=pass; d=google.com; s=arc-20240605; b=MO3zwyAqK/OHs26gIw7eM7nHuv9MgPhmHAyNI4/RzmqEuFAp3x5xB7YJxbk/QSAGJ2 +pHf7xpj/MiMZSsmkRRX4sCVZkhztSwNIAg9YJBmH7YM9S5ZCZqwy0L7ftRzirHhPBOJ c/H1NgPG0Ir1agjc3Qc/u+0qJn3XktrHNUFyIBfGQR94W/G/7hxLVs4/IpOTxNHp2Umk 0NYsoc4D7vvnmOcB9K9n0EpjkaWAjjPhrBqTT4/yuR/cfz5ixWIHgb+rkALYXQU0qOUC JcooR5oLywjXf55s5OjyoG6cODbF22bpyECFyNDrqG9Mln0AjIJIlmw3nbkisbcQvyz2 peRA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9x6gPRMMt7lwL4nlYhejKrQLmPi6HKXBz1uX7qSxzF8=; fh=Rklqn+cHwb0l+ggKYeAVfvDlvWj7MDixdw2eopiDNGY=; b=bfYcUchN9n4GL/GjCXyeuhSYJbEm4uFemdXLMJrzQUbbLdQHw/P3HZRx5COJkCiNbE WCspzVS87yP/ZVBCZV+lNvWEszwIOG7MwwUm7bua9uWge7IHmod9jA6Agy48J9qumNUM Q0ggyyyz7C9niCh4hXYhiZJ+4dpciuyKJNdCdiTbYfz35Dsl7+JYH3MWRU+qp6LouJd0 +QJ+6/4/3bGwXrZgKyQbjrtcOxVpXH127up328JGrMKCdnxMrzJR11ZQ6F+v/Xl/6Ltw fmN8B0arvglTpTMa6VsZ5ZW9TkMfRnRR0Sv+x2v+QJIgsRyY953qn6nHnpPT74Q5N8mt awew==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="NH//ItP6"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075252; x=1733680052; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=9x6gPRMMt7lwL4nlYhejKrQLmPi6HKXBz1uX7qSxzF8=; b=Mv0qHpBHnQ/92j6q4Ujuq2fHgqiNu/pMivp6umQ2j7y0SS4ZTtHruLOr1hw9EXA5Tm WnJl3ME0LAh4KmHVVNL1LJiEtCVCpjmJg4MCte8D8oKoEiTaKBBDZTORctHfgf4ndGd+ iKom9H5+4GH0rbsCLHswqMXm91lUSsYy/2aMo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075252; x=1733680052; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=9x6gPRMMt7lwL4nlYhejKrQLmPi6HKXBz1uX7qSxzF8=; b=IwAaD+lPCShL8LMrMSw+oo5fuItjEHu+mmm+R/SJZYDEMwtjJ/jquxM3R3yP8kj/oQ 6oLCU2JeqcigSzT6MmF9zlOcSqaHHOTiUTW50TNiw7LKlNVjHIgsCdVjXQFCl7tpmpSD SMdkmmzYsDZwz6FVqfWWJdXt6A9HQhCvJiMAm1pD3uDeyfT1+00tscudNf8j8K2ZuRZ3 nientiwfiGgZ26NCOK63QgqLqisCDKRkDh8QrfkP/wKO3BUeyF4enl9tTa2B1A6UZPT6 fWACkcmTSCbFtdduBpXrzn9+jCvSCfC2tzZMkoxBrgXRXzdzE9GveXPgIau+m1wPCUYr 64yQ== X-Forwarded-Encrypted: i=2; AJvYcCUuwYFnbxcRA/ZbBikyUARbrOzoslmrc+48WcrsTRZhZx2pHose3IrsYb9jSvHyQbwZQN4G/fSYN/SbkKQP@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yw13ERjyrp1xb4eCodIbXdvDvuekAR0GeOg/znCLUZcXUDt8LM4 c0TdAItLkENgZg8c4OQDcJxnRQgZWuZzeY8uHa36CGTnw8JjRV6KlZ1v5xh7NQVcXw== X-Google-Smtp-Source: AGHT+IEo2CpD/FFrcAEwwd9wYxMKXkdlG7qubZY4obboX1g7zKNHQtIh3UVoPpqXhh5tjk5qAWQz5g== X-Received: by 2002:a05:6402:528f:b0:5d0:e570:5084 with SMTP id 4fb4d7f45d1cf-5d0e570536bmr2780651a12.34.1733075252405; Sun, 01 Dec 2024 09:47:32 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:2287:b0:5ce:c9e0:aeb2 with SMTP id 4fb4d7f45d1cf-5d0e040ed46ls382961a12.1.-pod-prod-04-eu; Sun, 01 Dec 2024 09:47:30 -0800 (PST) X-Received: by 2002:a17:906:2921:b0:aa5:2232:c8d2 with SMTP id a640c23a62f3a-aa580ef31c1mr1541891166b.10.1733075250480; Sun, 01 Dec 2024 09:47:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075250; cv=none; d=google.com; s=arc-20240605; b=SXpRkDMp/eMgkODwMhEZk1uQ43BxscIqjdkpempRIqFR7Hk1bJoiJ3hBozPQkCeMsb FpD7O0CLL0ZOxfxNIxmtjyA7oXPi/VNBcssrH7rM3h2/3LRHCcEIuVEo67gSzr9l/sNS NaYFS1WrJMU770xztxQxjlaiBzxZ4pPAz5jn+1t+ZuD77Oitg4XMBT2ke1FaR5qyQscf gDpdfqYEm7+8hphZShdWntGITFnkrfrtTcZmzDbnIwFePiSfBHisLpo8PIrMmIWpQIwg GVqMG/o6FiKl/d4p8M8XSY+Fm1+mrN/N6zDbXFzHVn5E6mFnXd8CzEhDE9YdnTxmPasX dAVA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=m3DWv5cRaHU4Io1NaeAcsTV4k9nDv9YZHhdkDqWmPyg=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=VePqhuAHXE5zcGT+Jo6AStf8gQonMTs8EFyN8ZSh5bmxFPlXEMtnPCrYRYJ6FP+HhH z5vdJCmuUS20i7J9r71YlZ5tTB+o7WY2ZyUrgnaIJHDBkltVoZuYR/D0dU5yZqSsNoxX djj1XTxHF2QlSYUOBWukrg/DVIhpjPJB6pntbqVyin/e1lTsYlj4+dEhIZfso/gs1cne FUav4EyLf2g9G6enAGhuV1QjkJcVQ0TWSIzXKniNVftSwEaT7Qrm7bQiMrDSQRUp+Djg s+nnmEimhA8OMO46ytKnBBjtyfQRDJHoN6HRGsr/lrfvPonLXRxKqK6YNDRzOzxPbWaj AI6w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="NH//ItP6"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa599902aafsor259148166b.16.2024.12.01.09.47.30 for (Google Transport Security); Sun, 01 Dec 2024 09:47:30 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuutUx8TBZNCFias3YvqUke6lt2maOU0i98+lqXBBP7oFVIe1sUxibtI/SRNwB Dyfmp6JJ3K2K6j0u8gAUlgGFMKKeXEA79YnyVTXXp4yaSMeCq1ISFWag3VN1cKEe8G0E4YfOugq uXnEelkvxL7xhvzUy52PaNIVRLcTw1uLgvVlfgH6OtrRPSG5M/EuAXBupYZkUgH6Vz7XuebBjGz EswPY0RDVkj++JH+eRg3BgG9OaipTVhucOvn9JlJ8hSUzxUvyPg/1XlfLwL0T5rSbSh5BjlTIKp ciJvh8VDeJhCUDuC3/lyjHPTK7BiBuXUVVoAvKlmHbWrABQaSKsPIUDlyBRH0cxzt/Tuv5bEilm lCQD0jsKPwS8hCZtu X-Received: by 2002:a17:907:3f9f:b0:a9e:c267:78c5 with SMTP id a640c23a62f3a-aa58108aa97mr1582174766b.55.1733075250065; Sun, 01 Dec 2024 09:47:30 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:29 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 07/18] arm64: dts: imx8mq: add anatop clocks Date: Sun, 1 Dec 2024 18:46:07 +0100 Message-ID: <20241201174639.742000-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="NH//ItP6"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index d51de8d899b2..1d1424a136f0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -817,6 +817,8 @@ anatop: clock-controller@30360000 { reg = <0x30360000 0x10000>; interrupts = ; #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 1 17:46:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3679 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 643E23F033 for ; Sun, 1 Dec 2024 18:47:34 +0100 (CET) Received: by mail-ej1-f71.google.com with SMTP id a640c23a62f3a-aa530a61803sf210965266b.1 for ; Sun, 01 Dec 2024 09:47:34 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075254; cv=pass; d=google.com; s=arc-20240605; b=a9xmVIB78/Qu8l4XLQa+KRDJJRVzqXWvlMk99lPXp5i6a4fPi6tav6NaXPwN64bIhZ ZrVV+aaOxNQtbUbGxiA+q6zdBLODaI0dcMC3AzShCm+oF1T+ISDcAmJi3zrW5gO7lcOw Kw1VbH++qQXe0iZqa5eRP3oo5ZUkMA+o2k4qr4qyXrMUJClQX8uNtKBmVM/uO+Adkslg GyHP+9PW89fA3TZTXfwWpZ7pbYKbpzZdx3Pbz4Ew50obZwlXNpzSpPOAU+Fna/vklFIX DJiMFORHZRjh/0hJnsmHE+IAbvL4ric2WAuaACK7K7WGrGrpVWi2EU4khNIF7iBWrRkd NhcA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MzjA5o2uAR+qI3DEjrz60RNci5MTzVAmO71/jmZqag0=; fh=nikifGlrQcgEgVGXZhAJ3Mat9i75bP94maDUK3d52NU=; b=BkmbYFP+parjYo+pscs+1vriSeC6Iqcz+CDfPWfxvzsOcQSoXrZFX5MsByDgT7IlSJ ca2O7+3bq2802NMwGiUiRFrEfCrtg5rCBhhtbAiL6SwWEFnH4gswy+Kl6EdEycBeHnqX DJNVOcHoMQZsMGBIhPULcom/2FncOdwkM9+d4cMAIv5/rCBjZPlW008QfJlZjmTYgK+Y 2xAZhfbIlzJb3ZIuKPkKtLiaSAJwrAo+XCHMY+afRN/7TKh4EKEL03jf0NGQPMeqHFeb 2GsJb2RokLG9I79YJlHLcH7xS9+hMyRmsXiVSkmLP1MnjSFN5PQtf6vRTvJECXGOiKf1 o3mA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ebqbz530; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075254; x=1733680054; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=MzjA5o2uAR+qI3DEjrz60RNci5MTzVAmO71/jmZqag0=; b=Z4dv6LptO+1c2XYilNxG7t5Q/H/F7HmOUZVchEzYLGhl/vsVUjWfxwPkSDnOc/kriF h4FRJeVJikY6QANXmE1GEXLwClA8pqV2Iu2NG5Jmy1fiAc/l7RlqWihGFhq4KLXuZNAA WzVkGct+XnMXEWFK4vQR+AqK7MKfPZA8DSNfQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075254; x=1733680054; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MzjA5o2uAR+qI3DEjrz60RNci5MTzVAmO71/jmZqag0=; b=nH804NskS1c4U7QWfuzYFT+e1I6WYCK/n3gpv9hbofXXwOnpBnENqbGxykr93aYmFX Qc9OYNyRA8rDs1vZnrEsR/yXapusQoqM/I+2GFZFIoU5/U9Z66lFKm+bzN+fIxb1gJIU 2Ylf44O/YKXfHpi3yOM5ErObr9GcZdWzBtVTKu67gvzUpiA8jFZBCx4AJCWa0+FQkZIu PLgNKDLUcUzOanAI6OvGaI+BF4fSJBhxPQPPG3fBWuc9PNtWnALoIxqUZZcgWQtk9tVd nBR/NVgiP97gKmRFar5jOd79kl+IajeJkHc4fQ4yOnLMtsroHETGIiumG3BLqb6sbmRD VP8w== X-Forwarded-Encrypted: i=2; AJvYcCUQEu1zPlyR3NvuxKhEg721S5mRlO47MV2rmdsJZ5S9LROZNJxd8VwT0K0E5HvkT83/0PTg8r9pWL1kFXhB@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yyau/eYTE8tNph2IJrckG7Twrc+Vc/f2BToWFnMO7BdHQaxT2t6 02aWz9gnBxf0bapSv57mtVnmwAw460D0nGs5JpRn4V/rfVHmtNXlyPPWl9fyBbbixQ== X-Google-Smtp-Source: AGHT+IF2un3qxSJCczsLBtvtW9v+xLNstiZ9dFdps6+/0n5VXhlUOnRLbACH0+14O1+HHmM51C63RQ== X-Received: by 2002:a17:906:3295:b0:aa5:19a8:f142 with SMTP id a640c23a62f3a-aa580f1d55bmr1815240366b.18.1733075253972; Sun, 01 Dec 2024 09:47:33 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c995:0:b0:5d0:bf73:1c41 with SMTP id 4fb4d7f45d1cf-5d0bf73247bls312845a12.2.-pod-prod-02-eu; Sun, 01 Dec 2024 09:47:32 -0800 (PST) X-Received: by 2002:a17:906:308f:b0:a9a:423:3278 with SMTP id a640c23a62f3a-aa581070e96mr1670892466b.49.1733075251980; Sun, 01 Dec 2024 09:47:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075251; cv=none; d=google.com; s=arc-20240605; b=LxUOSBChrjPk76z2v0d20gqf3+xuFseiq/f848PMvbKSqqS3yplQjsEqijqwTEFrXw 0msNb6IHIcj236XjngxE1xpc/4WzHWX2iXbNHNhQbPxOibzcgCfE9w+Pjv3bZ+qpjoay vWd0/9I+ci0LXRRqH4PfS0g/omnnYdcKUFu6G9F2QW9fkXg8LwU53Y3+rkpllbhOhcFE hXky2pLQOcieFqT3N320Pcej6SDiRm8qrVdVerMGvMWKaocdhPQSPd2erqiQ1iBMqQl4 bcxLZa4LoLf6v0fPnYyh5lQLIoLNIZBVHFZd3TWji0LpF/iM8ryw3hS5OfrpguiOTvZO W41g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=6vpGtyZ0NLJqQmHQubdh3p8VNW8Gv2lh2Riw5LPZEts=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=ML2wDlA2CgtSSNU/v/0TnvzE1755zPz+qoc0lsnSENhb7vl9sHOzwIsgEsSTl1jtkt 9WmHGoZZ1nUiUG7GtnP6hPNJnexcJdmrKFuOT2sNOJtuF61lFWkRTgqKj+WBUGzgE8vh 9rWdb/Vw5aXPADIiSE/FI3uebrR1Q+RHoi/EJUuHJDXxAVZHLLu4TnnH8ULvLdlLiJct g2cEIniN2XmYxyrU8GSMiqgQ0iQ0qPOl2X6yrlvCfuLsJAWbfz8K/w3ZE+w7HqW6EDLE dKv6dLaKxfEGk9BpBurLNkcL6fXZvdrAIss182I5kyVjJyeeGVaIOpIT/hyQg+dNwRc/ 7CQA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ebqbz530; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa59990281dsor219478966b.17.2024.12.01.09.47.31 for (Google Transport Security); Sun, 01 Dec 2024 09:47:31 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsJaCl7efafq2WuNSqOsVlH70dZ3egdP7rw39USACLm2dxXVm1cOL+sZ4es8Ty Ty5e6IPHRiCSNlc2HINHb15CtCIcZ+SwUroCvJUMH3V6a23Df+ZGbR1OKGHiraAidqZd7407Uxg VRjswli6YS1i0wDVWk+5CmH/zrIeZO0ddQkH07br7VxPBU+Xxi7MoL2m+cntrsPNi+vdNxATb8c osaW6EjlO1jo0QRyJ9efskwcpBpe3900el+I22yt+mTBLtZjDSaCnxlIjby1PiPjBXJXYibFbox X3lhJSMkLg6k1IqlaIwmUDVaK+r6yEvfdIFxhBa9odw6tHHomBImOa4M07Zi2EnnP+ayOUifIkm XKr7L5pxy+H7dxdAH X-Received: by 2002:a17:906:23ea:b0:a9a:10c9:f4b8 with SMTP id a640c23a62f3a-aa58109dc28mr1664550866b.61.1733075251568; Sun, 01 Dec 2024 09:47:31 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:31 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 08/18] dt-bindings: clock: imx8mm: add binding definitions for anatop Date: Sun, 1 Dec 2024 18:46:08 +0100 Message-ID: <20241201174639.742000-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ebqbz530; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) include/dt-bindings/clock/imx8mm-clock.h | 66 ++++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 102d8a6cdb55..1962b0a1e732 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -287,4 +287,70 @@ #define IMX8MM_CLK_END 258 +#define IMX8MM_ANATOP_CLK_DUMMY 0 +#define IMX8MM_ANATOP_CLK_32K 1 +#define IMX8MM_ANATOP_CLK_24M 2 +#define IMX8MM_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MM_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MM_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MM_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MM_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MM_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MM_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MM_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MM_ANATOP_AUDIO_PLL1 11 +#define IMX8MM_ANATOP_AUDIO_PLL2 12 +#define IMX8MM_ANATOP_VIDEO_PLL 13 +#define IMX8MM_ANATOP_DRAM_PLL 14 +#define IMX8MM_ANATOP_GPU_PLL 15 +#define IMX8MM_ANATOP_VPU_PLL 16 +#define IMX8MM_ANATOP_ARM_PLL 17 +#define IMX8MM_ANATOP_SYS_PLL1 18 +#define IMX8MM_ANATOP_SYS_PLL2 19 +#define IMX8MM_ANATOP_SYS_PLL3 20 +#define IMX8MM_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MM_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MM_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MM_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MM_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MM_ANATOP_VPU_PLL_BYPASS 26 +#define IMX8MM_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MM_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MM_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MM_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MM_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MM_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MM_ANATOP_GPU_PLL_OUT 33 +#define IMX8MM_ANATOP_VPU_PLL_OUT 34 +#define IMX8MM_ANATOP_ARM_PLL_OUT 35 +#define IMX8MM_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MM_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MM_ANATOP_SYS_PLL1_40M 38 +#define IMX8MM_ANATOP_SYS_PLL1_80M 39 +#define IMX8MM_ANATOP_SYS_PLL1_100M 40 +#define IMX8MM_ANATOP_SYS_PLL1_133M 41 +#define IMX8MM_ANATOP_SYS_PLL1_160M 42 +#define IMX8MM_ANATOP_SYS_PLL1_200M 43 +#define IMX8MM_ANATOP_SYS_PLL1_266M 44 +#define IMX8MM_ANATOP_SYS_PLL1_400M 45 +#define IMX8MM_ANATOP_SYS_PLL1_800M 46 +#define IMX8MM_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MM_ANATOP_SYS_PLL2_50M 48 +#define IMX8MM_ANATOP_SYS_PLL2_100M 49 +#define IMX8MM_ANATOP_SYS_PLL2_125M 50 +#define IMX8MM_ANATOP_SYS_PLL2_166M 51 +#define IMX8MM_ANATOP_SYS_PLL2_200M 52 +#define IMX8MM_ANATOP_SYS_PLL2_250M 53 +#define IMX8MM_ANATOP_SYS_PLL2_333M 54 +#define IMX8MM_ANATOP_SYS_PLL2_500M 55 +#define IMX8MM_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MM_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MM_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MM_ANATOP_CLK_CLKOUT1 59 +#define IMX8MM_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MM_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MM_ANATOP_CLK_CLKOUT2 62 + +#define IMX8MM_ANATOP_CLK_END 63 + #endif From patchwork Sun Dec 1 17:46:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3680 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f69.google.com (mail-ej1-f69.google.com [209.85.218.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B84983F033 for ; Sun, 1 Dec 2024 18:47:35 +0100 (CET) Received: by mail-ej1-f69.google.com with SMTP id a640c23a62f3a-aa52d371666sf335305366b.3 for ; Sun, 01 Dec 2024 09:47:35 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075255; cv=pass; d=google.com; s=arc-20240605; b=dsMe8U9h7qtlurrTaV7r6sLvufEkmyOlf5Gy7oC7K5E8HQYwAk3y5Ab2W72yflOVLN im+jGV/tEicbmLk9/+dA3OLNA0x75fzzsG9vzczSfvGdNiDv9j8Yz/xx8a6CDBxlOKN3 hle/2rfhlgyLHy/T+XqnxdEapaVKBvEVuu/rSjp7iAREwGpzSfXTpwZdoAmdIDAtv60i s9Hwd5eXJrKedVFTKaLj83UHU5Z0PmNZ9UGyZ1wx957wUy0kTwa0VsaQNAh3llNctETG X9afLJ8fnEfi6El3pao41Jk5AkPiJTTImocmaLPf5343TJfMKeUJuvi+XizFP9B9Vnib /syQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=y34/RaIvqtjBcW+pH1n5UxhzPFdEwhdasM6k+VIBmfU=; fh=vC715IxGXuCuLnVgAgFveikgI9UPNsS5MC9vqykj9yk=; b=Jo3FC9W3xstXMjOsdYPy1tvYyzul0j5h44UVqGe9/7bRD3UPvEm+Vo+I0sWFLjvajq 8mTbqd1Q8yS8YpwoDT6FWGr75u0UXQ9kj0ek4q9BmoLwojMtrYw7Bk9wPTgV3Fjgf95G N45hvQV1SJsABHsZxwLnZEDCfz8keCADBRBaILhi/9hnx4ZpRbvloSDIyRrvO8oWI8oj jRDDV01dUC8wk3XyMK9Z9cp4E1P9WGhCSqTBVoaUDB2KXIztpF9CmWndiOXDmQJwyhEE GLlEkVNZnVELFWkCe5Z+cMS49Go2rQ9glBb9Jwzgwe8TOdN+AKK+dHZDMm/TosanY6GL Tzhw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mw8OpCII; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075255; x=1733680055; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=y34/RaIvqtjBcW+pH1n5UxhzPFdEwhdasM6k+VIBmfU=; b=DfjHgRaanrrgIyQbd1uL4U3IbCn80x0/sEfm8faaCLVmh0K5ZBvcYY39FXuWtkMl9s d6OmJodEDVaBYLJEL572u87+s0dt2hlp5Rxha3pHjabSDZALEshUUtYs37P2HSgcPVRK GFE7WmI55nOoosIsBIkdwzeHtlvQzpiO2STfQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075255; x=1733680055; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=y34/RaIvqtjBcW+pH1n5UxhzPFdEwhdasM6k+VIBmfU=; b=nS2ZGxvtnkRSiCoSv4sIQB3FF/HTnPwh2fuCrpNVu6goDod+ru4SgH+Zg76yHJ/hUE FQxGamRdqtp4ecNk9Ex5+lC7bCwkmw8t/ORAjHLksr41QWdwCnbA4oH8toHXcye7FiG4 xj0Hvqf7sSkBXos4o4chpdqn68bALu9Tzsbu2p+MRzzkU72lXfJVPakWtaAlm5a5nzE/ IcgCKIDjKc7255edEAMs9ktHOfkZcKkh3wQ8ke5ADjelqDK8rUNEDTwMHQmXrREeEeAi JpzUPbuTiu+9scw2mefp2vPwuAZOwcoQhvD74EqD71sgsn4+N5EMujqeDUEPrst/Ef8k hANg== X-Forwarded-Encrypted: i=2; AJvYcCUBYED21QAy/QL38ib/vh36IUoNXTAM87kxSYY4+lU1uL72Ry7OLZXbXE3jBXTew6xVRvENofxGSZBN/ME9@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yx/MZQ+pqoBJGYgL9PDuH1jM6E5PSHlKKSLEjAqBdbyaRWH7X6H 4tM0jTQYJkyyBsmcUvvykxklym1o17e2r7PGRlprwbgTd7FYCMj693ZWTQxx46IT7fuFc5qgfA= = X-Google-Smtp-Source: AGHT+IHMISBV0Pb3J8Fb9qrEyKXu0S16s03vVNo/z7SZJBXDWrq4ZsE63kANt5L6GEqGLvGBdpBdHg== X-Received: by 2002:a05:6402:524b:b0:5d0:cca6:2355 with SMTP id 4fb4d7f45d1cf-5d0cca6bd75mr7152616a12.9.1733075255414; Sun, 01 Dec 2024 09:47:35 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:6cd:b0:5d0:9b07:cfd1 with SMTP id 4fb4d7f45d1cf-5d09b07d1bcls223594a12.0.-pod-prod-01-eu; Sun, 01 Dec 2024 09:47:34 -0800 (PST) X-Received: by 2002:a17:906:d513:b0:aa5:199f:2bf2 with SMTP id a640c23a62f3a-aa580f56baamr1971377766b.29.1733075253568; Sun, 01 Dec 2024 09:47:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075253; cv=none; d=google.com; s=arc-20240605; b=g/E+2/WYFRr8stNzLWKUwTXNLCIYTEz+h9tvSQB7DGmWUBZj4hq+sgX07SoazlDDAg sF9KvfpeHTewbb9hpq4ZVk1Y7J74ctRTq5eVtdTJyoPqXk4N0DHi/giSnCgF6kDQB7m0 aqNNwjZKQ1xJ9PgXNgogwTBf9Hp3Px0EQcv+IlMqOT8fy4KNURWei5m17AlAVH0F9OZJ vRBhx8+XYe9CeqaWHTc6vte1JdinIaYY+Goo2wQQDSgW1Et2yRVPVepki9S69cPaLZjJ N5KsGNMy+GkktayAcs9AgJQOiywMp6IIB5klVrv0m6ULf4pkhEquQ+nV7e/k7ez5TOdM XJ8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=oLhcLywhuJhFOiraoxYfL0OnvzBa/3HuAHL0GSCsrJE=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=LK2+THkFz1IcdQLcbnMOMykjTpD/hQnH8+Guo2uI6FF2eT6MJJkIOhpG1yC6ala5cQ aL4lhDXpzEkcNaeDEM346VyTQUZwCdYg31kFcyq+tgggcMhCj6xfZp2p7t8brAHSXeoI VCIyL9AT4qtGILjZzNDak6f0D1LRPDwy0ENDOSRannIThg0L+kz1tveetvVrb6mzCFXg OkLY2EDSCpy+YIcxbLFRQHJurG63Q2zcYwnNM6P6TEsNx9bLS29GHPxrj9gPLuNbKR3y yBGi9SGZuYnmLwchOw6+UTWmJeQeSqnMNXblA7NWBUxDUE/ze3C+Bx+u1LEqW3wS9dyM sJkw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mw8OpCII; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa599901560sor302286866b.17.2024.12.01.09.47.33 for (Google Transport Security); Sun, 01 Dec 2024 09:47:33 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuuw5Il98kpHR2E9nx3Go+oMSuItEUvHr9FC2+O+vcENkOYBxAquIiGn4V/ajV iJNLeANbrAE/GfwgnuKT1ILyxzWYUzs3LNT9+jPoGxHaCf2y6Eq/0gdSn8MeIhp47AT/FJpybSj 4ak8LrGwR1dk5YmWeGZu0Gna7KnRRT7Mh3L3QBAojt0btyu7VjPLJ1JZvU6RtW91uaFeCRXO5mL iSuDMm/IikekuEUj/Q8yjVoepvJJPkSkt4p4BuH538LmL9WByOfnwoYvY23Ago7TZcKOZJ1gWc2 b69yRUqGIHKLGzIm7yubOgmV8eIyywIVZWc1dNb31SAILuyrsY+woMeioNqCZuIoZDBf+vi1zmG g80p6PPPUQaiCX2zu X-Received: by 2002:a17:906:3090:b0:aa5:1ce8:e4e0 with SMTP id a640c23a62f3a-aa580edfc21mr2238279966b.10.1733075253130; Sun, 01 Dec 2024 09:47:33 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:32 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 09/18] dt-bindings: clock: imx8mn: add binding definitions for anatop Date: Sun, 1 Dec 2024 18:46:09 +0100 Message-ID: <20241201174639.742000-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mw8OpCII; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) include/dt-bindings/clock/imx8mn-clock.h | 67 ++++++++++++++++++++++++ 1 file changed, 67 insertions(+) diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index 04809edab33c..732ff87a16c2 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -267,4 +267,71 @@ #define IMX8MN_CLK_END 235 +#define IMX8MN_ANATOP_CLK_DUMMY 0 +#define IMX8MN_ANATOP_CLK_32K 1 +#define IMX8MN_ANATOP_CLK_24M 2 +#define IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MN_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MN_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MN_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL 8 +#define IMX8MN_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MN_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MN_ANATOP_AUDIO_PLL1 11 +#define IMX8MN_ANATOP_AUDIO_PLL2 12 +#define IMX8MN_ANATOP_VIDEO_PLL 13 +#define IMX8MN_ANATOP_DRAM_PLL 14 +#define IMX8MN_ANATOP_GPU_PLL 15 +#define IMX8MN_ANATOP_M7_ALT_PLL 16 +#define IMX8MN_ANATOP_ARM_PLL 17 +#define IMX8MN_ANATOP_SYS_PLL1 18 +#define IMX8MN_ANATOP_SYS_PLL2 19 +#define IMX8MN_ANATOP_SYS_PLL3 20 +#define IMX8MN_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MN_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MN_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MN_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MN_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MN_ANATOP_M7_ALT_PLL_BYPASS 26 +#define IMX8MN_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MN_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MN_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MN_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MN_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MN_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MN_ANATOP_GPU_PLL_OUT 33 +#define IMX8MN_ANATOP_M7_ALT_PLL_OUT 34 +#define IMX8MN_ANATOP_ARM_PLL_OUT 35 +#define IMX8MN_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MN_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MN_ANATOP_SYS_PLL1_40M 38 +#define IMX8MN_ANATOP_SYS_PLL1_80M 39 +#define IMX8MN_ANATOP_SYS_PLL1_100M 40 +#define IMX8MN_ANATOP_SYS_PLL1_133M 41 +#define IMX8MN_ANATOP_SYS_PLL1_160M 42 +#define IMX8MN_ANATOP_SYS_PLL1_200M 43 +#define IMX8MN_ANATOP_SYS_PLL1_266M 44 +#define IMX8MN_ANATOP_SYS_PLL1_400M 45 +#define IMX8MN_ANATOP_SYS_PLL1_800M 46 +#define IMX8MN_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MN_ANATOP_SYS_PLL2_50M 48 +#define IMX8MN_ANATOP_SYS_PLL2_100M 49 +#define IMX8MN_ANATOP_SYS_PLL2_125M 50 +#define IMX8MN_ANATOP_SYS_PLL2_166M 51 +#define IMX8MN_ANATOP_SYS_PLL2_200M 52 +#define IMX8MN_ANATOP_SYS_PLL2_250M 53 +#define IMX8MN_ANATOP_SYS_PLL2_333M 54 +#define IMX8MN_ANATOP_SYS_PLL2_500M 55 +#define IMX8MN_ANATOP_SYS_PLL2_1000M 56 + +#define IMX8MN_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MN_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MN_ANATOP_CLK_CLKOUT1 59 +#define IMX8MN_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MN_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MN_ANATOP_CLK_CLKOUT2 62 + +#define IMX8MN_ANATOP_CLK_END 63 + #endif From patchwork Sun Dec 1 17:46:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3681 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 6EC8C3F033 for ; Sun, 1 Dec 2024 18:47:37 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa54d1c790csf245309666b.3 for ; Sun, 01 Dec 2024 09:47:37 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075257; cv=pass; d=google.com; s=arc-20240605; b=HuTkaAVqMU76PAID4FZJeT78WXuAyuLeCEhEt+fxI1w2t/yCasICo/HOSR0+pG0nsk 8TttYeVg9mUQny9V8gjCXscYNAh4mkK1fS/hPoDISR7r0NJTp8eQa19bdqmW5qhNRKZu F/20rKEtFtFXIyPHc0EF9CoF36G0Eqw3hg6NV0OLV/ChW7U8Q2pEscF36VpMVkVji3ZQ m7Zlfh0JBI0RivygvndyZ0AZBCrLt02erP9bZWC1wdzYMogZ/bRGf3n8irSi5uWn2Ae3 RLB9LMl5AsJuCp2BNT7Xe2Mrk18YuYBJHB2qSQJbjkdLYX05kdem/oVDoVGQ9qnXJkWj vYTQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=z5hXJKqh373KV5jR8D+27//LQ5HszMReCwjGHBS5yzY=; fh=3HpZGE4c608Pd4p3oJ15qqh0zAwVcswKZLX8t4ktY64=; b=eCOBXeqW6T++xqHlDMKpiY0haPVLJgbleLKll+E+Yd4LkQd6QTywY8nwb83W3H4IE2 xjSMm2242k91CE2CdFqHHlCNa4dXZDN4gdD/aetY8iHw9dywyelr/D4z0qRJySznEFE9 DkNmH/ilnf7V8maZvwU6Es5qcrUlJPq2Kb7MgXt+io9UnstJ5UkiGkdmpo8fVdmxfvKi pbzqSMJmyr5ooSjRn9tFTtWhLauUuwQKjalM/NZMjVxs+d5KiGI1MwKX/JP0Yg9dc9Uf Sg9c6vQOAhOfrb+oohkOrI23R9TjTRVOGPRSfDUd8p04HxHBLB+lYB1wdCnz/HFAECWQ wP6Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=SISqE+rZ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075257; x=1733680057; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=z5hXJKqh373KV5jR8D+27//LQ5HszMReCwjGHBS5yzY=; b=M+5i7uuO4qzV4e1sRD5Bt04OUUulfngyQO/gTUmh3xZZCe5h47EBf3GBcxBQS1tvIk yj8c32Bll7ieh8nmPMzwWue1/t6u0FrqVTmcpRauOjPHY++PtAI3/me1I8ULUnSEyuuD 7vl86LrmVa52JWkRklNtbI/+VE6AjJdJXeJN0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075257; x=1733680057; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=z5hXJKqh373KV5jR8D+27//LQ5HszMReCwjGHBS5yzY=; b=dtwJ7zIJmekXX49FcO5GSZCft073Dp3Ew4FFIxT7gVAAfTWwVLVuL2W3kDkxsSGwPd AIodoOvo0VGuzPTA4U/tsVLUkFQesCfk7ulDVlfEc68bGOOEW2/vcF0Ufyk1SiIpRqgw yRwwaNQDBPoc19+eEYNzQXVf4ORCwRNwoIRRlwRVZkXzBmBiR7/xF1ki8suIJ0KKZJOT S+jRs6P78UY8RRUfszyNQupFdHIwAeGO8tXP6goAYMLqVVMr+7xx0NM5dHOgperURYMo 9XbD90HCcLuDtxG+027kEYRsR+PCtaUDJ5dhzPI2ZodNAhCci5ncwhWrWwItRDRU1ld9 Mckg== X-Forwarded-Encrypted: i=2; AJvYcCVZ+kNLtJdUj/As9nXsst1r5bDwrT1Es3NCMI2BE7N2x+svhTvA3nFsbo5rcgSDE2FSuSi74pLfpmm9u/hu@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yyf+uUHDbcWitvP1CQbxd6bNDq3rKtdmSJgG9Gzl3pgJtJyi84V 7cXkRkkZnIjoSHCNeTwzrOaTV70Nw2E0USbP8574Vh7ctX5MsVO4AmRg6Sx/njGoVg== X-Google-Smtp-Source: AGHT+IEzY4ypUr/V8vVBg9l7RMGmcCPBlC3PLuGgxF0tTOmILwfZ3lf2UTDqFk0Nkb4ByXDccSPpdA== X-Received: by 2002:a17:906:32c3:b0:aa5:4982:abca with SMTP id a640c23a62f3a-aa580f2fb6emr1823339966b.25.1733075257094; Sun, 01 Dec 2024 09:47:37 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d751:0:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d0e27dcb79ls584010a12.0.-pod-prod-06-eu; Sun, 01 Dec 2024 09:47:35 -0800 (PST) X-Received: by 2002:a17:906:319a:b0:aa5:1ef5:261e with SMTP id a640c23a62f3a-aa580f01a3bmr1977584166b.17.1733075255152; Sun, 01 Dec 2024 09:47:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075255; cv=none; d=google.com; s=arc-20240605; b=kQo4sqkaHThtIkFS4RkeVF0wEZHPD2sjcfej6oySEjVcZmz3gjumxLqocsnhMjA2+j BaMWMqeQBFqxsANpaS7ibB6DTsna2wcmKrF73y3aU7k00tjryOBDpR1MPvgsnFasrWqz P9WnccW5rmNz/T5O0x1owfQYRrLdJmSduRCC8DFqIHZrAtxoE4pey+fhIJx9l4n0Nafc 3eziTNz/Tu/QUSe2pcv/vC68TjAJ/YYofFUnW3WeBJ/2TryIpkaFKRLPnDKO1mQR6isO dMd2TLI1YTdpn3J8wbUtn/1Yl8VLnNrJ+TqHYSl8vP4oqLLbrbWQmVFQ4KOYQg7d/No3 sr3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=z9ECY73UG8ehnqT2joX/xp2njmIlfmPxWimrFTqyoco=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=ctLhgLzNwf5cBUa1L1SPP15S6UhiaBa6iILZCMPfJaW/XJCF7uiKwyPICYYr5ysZvn ETJQqvUpr+k+kofv9cSAbbhn/464rPSM2Uz9ztN/WEKahKCHFLL0Q6Qv7Gf50q6HeJTL EQSrwW7urr1vwA54Eu2fylb6E4KSf4fWy2OAsz9I2ywhkmI4JL7VNxzaSO7tLf2wa88H tRi0PDTE9fjVYBs2P/crYxqKH6oUgGvm1FNqWwuCK3PbVqMu4r0fgk7I8nhFKd1Yh/sk Vy+qp0VGMMjV5LeHZS6TnR5zcaAdTYsqaIlNY97z3m10haWJI37Id+B46dUeQTnUe066 3ugA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=SISqE+rZ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5998db497sor235728466b.13.2024.12.01.09.47.35 for (Google Transport Security); Sun, 01 Dec 2024 09:47:35 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvFkyjz0u8FBNfPlgOjpIDHxyiKvC7G0Caqq0r8+RcXOtE6NvnLlhI+960uRt2 Nl6pkoqrfJRPwaqbE24Vl4yNbv8Pd0EiiARnaZgEY9WntcbTcrlSBhsRV17Z4F6Ln/8vGlTG3Jy 9drBzi4jtjDfptGBLAMLBKpo2o+T7xnUvNKojBQaIRysftY8y65c6ZS8BZ9IlRV5lBCpJ6y3TXc dKXcDfEjN6mQOvs+68CcawgWF5nGbc9S6ozaShPu/squlGUTmPAaPsjzMwOcVMXIlgw9TQaEDwX cjwAojnYhNAR0xga4S4j8KIHIn1Cos00lSz2VEaTA5zXFCWhHpU8QqwCjiJchgsUI6xNrdNQzlK RgpgFw6NYV/illpmO X-Received: by 2002:a17:906:3d22:b0:aa5:11be:5703 with SMTP id a640c23a62f3a-aa580f3a76dmr1448724266b.35.1733075254737; Sun, 01 Dec 2024 09:47:34 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:34 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 10/18] dt-bindings: clock: imx8mp: add binding definitions for anatop Date: Sun, 1 Dec 2024 18:46:10 +0100 Message-ID: <20241201174639.742000-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=SISqE+rZ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) include/dt-bindings/clock/imx8mp-clock.h | 70 ++++++++++++++++++++++++ 1 file changed, 70 insertions(+) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 0601df6c8d38..39e4ad470927 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -401,4 +401,74 @@ #define IMX8MP_CLK_AUDIOMIX_END 59 +#define IMX8MP_ANATOP_CLK_DUMMY 0 +#define IMX8MP_ANATOP_CLK_24M 1 +#define IMX8MP_ANATOP_CLK_32K 2 +#define IMX8MP_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MP_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MP_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MP_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MP_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MP_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MP_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MP_ANATOP_SYS_PLL1_REF_SEL 10 +#define IMX8MP_ANATOP_SYS_PLL2_REF_SEL 11 +#define IMX8MP_ANATOP_SYS_PLL3_REF_SEL 12 +#define IMX8MP_ANATOP_AUDIO_PLL1 13 +#define IMX8MP_ANATOP_AUDIO_PLL2 14 +#define IMX8MP_ANATOP_VIDEO_PLL 15 +#define IMX8MP_ANATOP_DRAM_PLL 16 +#define IMX8MP_ANATOP_GPU_PLL 17 +#define IMX8MP_ANATOP_VPU_PLL 18 +#define IMX8MP_ANATOP_ARM_PLL 19 +#define IMX8MP_ANATOP_SYS_PLL1 20 +#define IMX8MP_ANATOP_SYS_PLL2 21 +#define IMX8MP_ANATOP_SYS_PLL3 22 +#define IMX8MP_ANATOP_AUDIO_PLL1_BYPASS 23 +#define IMX8MP_ANATOP_AUDIO_PLL2_BYPASS 24 +#define IMX8MP_ANATOP_VIDEO_PLL_BYPASS 25 +#define IMX8MP_ANATOP_DRAM_PLL_BYPASS 26 +#define IMX8MP_ANATOP_GPU_PLL_BYPASS 27 +#define IMX8MP_ANATOP_VPU_PLL_BYPASS 28 +#define IMX8MP_ANATOP_ARM_PLL_BYPASS 29 +#define IMX8MP_ANATOP_SYS_PLL1_BYPASS 30 +#define IMX8MP_ANATOP_SYS_PLL2_BYPASS 31 +#define IMX8MP_ANATOP_SYS_PLL3_BYPASS 32 +#define IMX8MP_ANATOP_AUDIO_PLL1_OUT 33 +#define IMX8MP_ANATOP_AUDIO_PLL2_OUT 34 +#define IMX8MP_ANATOP_VIDEO_PLL_OUT 35 +#define IMX8MP_ANATOP_DRAM_PLL_OUT 36 +#define IMX8MP_ANATOP_GPU_PLL_OUT 37 +#define IMX8MP_ANATOP_VPU_PLL_OUT 38 +#define IMX8MP_ANATOP_ARM_PLL_OUT 39 +#define IMX8MP_ANATOP_SYS_PLL3_OUT 40 +#define IMX8MP_ANATOP_SYS_PLL1_OUT 41 +#define IMX8MP_ANATOP_SYS_PLL1_40M 42 +#define IMX8MP_ANATOP_SYS_PLL1_80M 43 +#define IMX8MP_ANATOP_SYS_PLL1_100M 44 +#define IMX8MP_ANATOP_SYS_PLL1_133M 45 +#define IMX8MP_ANATOP_SYS_PLL1_160M 46 +#define IMX8MP_ANATOP_SYS_PLL1_200M 47 +#define IMX8MP_ANATOP_SYS_PLL1_266M 48 +#define IMX8MP_ANATOP_SYS_PLL1_400M 49 +#define IMX8MP_ANATOP_SYS_PLL1_800M 50 +#define IMX8MP_ANATOP_SYS_PLL2_OUT 51 +#define IMX8MP_ANATOP_SYS_PLL2_50M 52 +#define IMX8MP_ANATOP_SYS_PLL2_100M 53 +#define IMX8MP_ANATOP_SYS_PLL2_125M 54 +#define IMX8MP_ANATOP_SYS_PLL2_166M 55 +#define IMX8MP_ANATOP_SYS_PLL2_200M 56 +#define IMX8MP_ANATOP_SYS_PLL2_250M 57 +#define IMX8MP_ANATOP_SYS_PLL2_333M 58 +#define IMX8MP_ANATOP_SYS_PLL2_500M 59 +#define IMX8MP_ANATOP_SYS_PLL2_1000M 60 +#define IMX8MP_ANATOP_CLK_CLKOUT1_SEL 61 +#define IMX8MP_ANATOP_CLK_CLKOUT1_DIV 62 +#define IMX8MP_ANATOP_CLK_CLKOUT1 63 +#define IMX8MP_ANATOP_CLK_CLKOUT2_SEL 64 +#define IMX8MP_ANATOP_CLK_CLKOUT2_DIV 65 +#define IMX8MP_ANATOP_CLK_CLKOUT2 66 + +#define IMX8MP_ANATOP_CLK_END 67 + #endif From patchwork Sun Dec 1 17:46:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3682 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 494053F033 for ; Sun, 1 Dec 2024 18:47:40 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa53beff6f0sf117329366b.1 for ; Sun, 01 Dec 2024 09:47:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075260; cv=pass; d=google.com; s=arc-20240605; b=SyJr7UqLMG58Ab3ZuXi+SYsMDNGrkRhQd5bbJubIXDGRnc7OnRzTo5PM5EsEHmx3je JQ9aBljcfDTLxKRgB6Ga8tCkv/j++baBdi/IGBaaAG4CGS9LlT1nDWL0MrMhiHhS1lZY qY/80hdV/uuUFPp8JZkorrK/QVHqvegNoxFFDmBmsw1+PSx32MIwXrXgKI9yleOAIkf4 YIoLqkhzJNEZjx1Hzkm+ZeKxTAhea10ygTseHy5HaI3Ug5n5Ryp+hfeZZ3ZXsBz021Jb dIBEgN+ZKWh2dF4quTa2tEjZF4PSbainqe+kCQal1eMLZJpaPTTO9Rb5ccuHZnEKyHoy 9sHA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ak+1VllBKXuy2KeeyWWLPQKI0bfKg4+r/QOEIWnJbVo=; fh=EG1/yl46r211YOKu2gu5FGsu4tcOcRW8csSe3az/0oo=; b=ZvpORSy0ytLthRE8A2ROYQUjtg0WBtspa+bexXlm+CiZUPVjr/DF5rrAp3yp4f0Nki dOvewHmto/b494MN3GXYRBBtNeKIgzZ5cELG6nosl5eGSI2wZhSvtZF5XfUnTVxKyqcF PQcPvejadRIWghKp3+nIvcADyyU+hksbSu9GFbxaUmLnGAl9xXOpDajQgSSrcJi7x+nJ A5oCImE6NF9D65nDDuQXRhWFruOidPmI8ihpZbqmK7M9d5UySMCjfykdvjviW1NQF6pN 2YEkqwTZr3nE9wUFJu41Poj7aYiiSC+ldwEuDDPlGnEyaJ8M5OXXzJGkjDcf/YQsWy+k YWyw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GnDyE+8z; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075260; x=1733680060; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=ak+1VllBKXuy2KeeyWWLPQKI0bfKg4+r/QOEIWnJbVo=; b=PeQkK0IVN4tUDajjZMHXXWLaNUTrEYmsIjab1BaVgX2+vwMNH6fPNUiP8d04r1SjVt 4RvyQ18fp2y6meztmhl7YzO9KFB7HM0c7lNg1KzX1tMaFfQ9RFi4oJucg2lJqD7eVYY3 0B+aVgVrDSRceH1PTKYw+z+zBZ2LaacdnBReM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075260; x=1733680060; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ak+1VllBKXuy2KeeyWWLPQKI0bfKg4+r/QOEIWnJbVo=; b=pDNjaUbEIL+hfEkQI/aovA19mFDmXIbKq7FOLhiipBxBrB7TdfuLw42MG4EDSmb9XD pMg1B+lCVUqzT0lrlPtQKGfblgzKKdxBXQ6Zo45vmnSafYrOhuneExxDRLr+EjlVVde/ JFArfiPyii0EASXC+/nhYJaIri2Y4YcHCdM0ew+okERUPTjGfnX6B2HZAhGQ06a0LuJ5 bVjtYN/APbEdKlIvqhp/EJKrLPUIpj7K/h4gEQRdZk7YpuzQu5+y2e4CjazNe91pL+tY HuBf4DTRwgZl47hehJmjAzGiro7m2dWQ/YLC7cr3JNtlA9tjuZGlP1dmsJ/3NqGX82dx s6QA== X-Forwarded-Encrypted: i=2; AJvYcCXd00irKARHv5hynic477k1QGCiw5an288Q+LsAnNUp4scIX+aN4JwNHvqcvUGh/d6gwDS0dXh5mjZMFBpU@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwaO+wel5sHC+S0Ce7ZCC4YGW53Rriad3SSTZ62+HDeuSFhDbLj SbHlOGN+mpT5h2CgOqamaadjn+U2y4jJq2B+oA3Bdc4pX25JmBgi1rjtogfIdHsyeA== X-Google-Smtp-Source: AGHT+IHuYDS2pzGKjlzkFjTHMhuQlStNzl/6t5ANY8Bu2EJRWu9lCE+7rmKdTSu/H38CSd7l3j5sTg== X-Received: by 2002:a05:6402:3206:b0:5d0:d5b3:618a with SMTP id 4fb4d7f45d1cf-5d0d5b362cemr6434944a12.5.1733075260010; Sun, 01 Dec 2024 09:47:40 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:318b:b0:5d0:e410:4698 with SMTP id 4fb4d7f45d1cf-5d0e4104770ls188163a12.1.-pod-prod-05-eu; Sun, 01 Dec 2024 09:47:38 -0800 (PST) X-Received: by 2002:a05:6402:3714:b0:5d0:e73c:b7f0 with SMTP id 4fb4d7f45d1cf-5d0e73cba52mr4420277a12.28.1733075258076; Sun, 01 Dec 2024 09:47:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075258; cv=none; d=google.com; s=arc-20240605; b=alc8qK2XaaoYHRzjOEzXJ3ZIoTAzLFaKP1MMNzzcip6Q3ZsM3kT4pPFgs2rxpf3izC jVRgynjBNT9CXYcDhOUbeNTsN/dK0Dc1SLjqU6lnCREMs2riJ53NzEnvX7gUpqlsRCS0 zuPQFV7uu9vg/y/VaCTkLoYujG6wyhT4wPoWjOFG4WzEpsZRqMA5cylwA4ILtdUeSA/8 v0nTFLCro+N+udmAvObz+3SvDe+N1PGher55uWz91aU+iCa0o+PqM68cisHDtB1jr9IB cmegvp0kQ8csM3ZpDuI5UAoCXe1zhMiI2g7/QIybX/R6uRnuDbxLgyOY04qmJfoUNpc3 R/Hw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=eZ3YHSAuF6GRZeer7tzybOaIp6SswmD+4eSpj3aybE0=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=QK1BgNt2Bgc/8WZcQr1zca3zjigQatoGzGcKPww0sOGpatKF3KNHlM3N4RLibfk49X H0YEiEwJNtnLCY/SBsVC5MtFmB21s2kztmrVCQd9JeAqDK+bdvZ3DNvEcncz5WFl/I5D kn+kFxNJGmhA0vlYy93AeOJstPYjmbWg8e1ZyDrC2vfwM/EcELg6rjGog8aWNT/DIvY6 QK2MARfA/WbCymHWIEsVcVmUpKQjIPxyVtJWDjmv5X25dRmuSSbcSvao/6sBKcXayF3G qmrcu91ktfBSpPs5xlUfN8vCVnDt2efvZRK/0AgIjY1Eoga1iR8krTJL8zPaOaYAnrGE ScAQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GnDyE+8z; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa599933b70sor129404166b.13.2024.12.01.09.47.38 for (Google Transport Security); Sun, 01 Dec 2024 09:47:38 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncupMB5j5Q/ENq9gAhPBKgjd6SuyGLn0ZHEh8pZ7AqqR+xovUj3PglQlG8thTeJ 2hpPiuTM+XLKa1vJf0Dnue+gdiVn6nrfKzrLXMJc325DD3TCrXAP643Pm5Tz6HF3le1bjoM1+8G X6+kYx9J+NIJPe1+Xd1pbmZUVSeTCDBuhu57ZAfm9Vj3PHGpy2vdQkA7iQGkez9w33CmgkqKJCw 3HRnoWbesiP5M07H3ovN2m70Ih5ce7PdcQ4HheGVEVF45mxwHTPvFuIu5N9yV05dXiF0B0GkJjA WaQ1O8lagBeFAmLm/P+/LkqDUFSX/qcr25/S36mfTrN/TsBcufgQ3Qx415E5sY6ohue64/E0Mza akZ13CUtFD7cEAhwl X-Received: by 2002:a05:6402:270d:b0:5d0:d2ed:ebb with SMTP id 4fb4d7f45d1cf-5d0d2ed103fmr8950481a12.3.1733075257612; Sun, 01 Dec 2024 09:47:37 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:36 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 11/18] clk: imx: add hw API imx8m_anatop_get_clk_hw Date: Sun, 1 Dec 2024 18:46:11 +0100 Message-ID: <20241201174639.742000-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GnDyE+8z; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) drivers/clk/imx/clk.c | 26 ++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 6 ++++++ 2 files changed, 32 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..8a8473a77b7c 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,32 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); +#if defined(CONFIG_CLK_IMX8MM) || defined(CONFIG_CLK_IMX8MN) || \ + defined(CONFIG_CLK_IMX8MP) || defined(CONFIG_CLK_IMX8MQ) +struct clk_hw *imx8m_anatop_get_clk_hw(int id) +{ +#if defined(CONFIG_CLK_IMX8MQ) + const char *compatible = "fsl,imx8mq-anatop"; +#else + const char *compatible = "fsl,imx8mm-anatop"; +#endif + struct device_node *np; + struct of_phandle_args args; + struct clk_hw *hw; + + np = of_find_compatible_node(NULL, NULL, compatible); + args.np = np; + args.args_count = 1; + args.args[0] = id; + of_node_put(np); + + hw = __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx8m_anatop_get_clk_hw); +#endif + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..6b6af26f4f1e 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,10 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); + +#if defined(CONFIG_CLK_IMX8MM) || defined(CONFIG_CLK_IMX8MN) || \ + defined(CONFIG_CLK_IMX8MP) || defined(CONFIG_CLK_IMX8MQ) +struct clk_hw *imx8m_anatop_get_clk_hw(int id); +#endif + #endif From patchwork Sun Dec 1 17:46:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3683 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 02D2F3F033 for ; Sun, 1 Dec 2024 18:47:42 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d0cfaab94bsf944558a12.1 for ; Sun, 01 Dec 2024 09:47:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075261; cv=pass; d=google.com; s=arc-20240605; b=XHpzDYyH5o2rb+RjMJQO5AOEElDm/nw7yxVanxlc9ARHqR6TZdPkmR49aAFk3TsJVQ iYPmH6ropAjtknGXgGzfXhQ59cfuvcRM1zRALtSvAJuTRZ8cROd/iWTlu43ca8qE/EEE z+FFKIS17dAn7b6SNDceW7+A1M6KayMRDvw/asxCovvLw++n0wetxoJWck/9TPO0lRBD gVguW5PrPJXPsjiKD1djFcMmAz6cuRO59kr/PDbW6eiNf1j0gm1/Q7B5d3p0b2UpzFuY DwyMbHi964J/CcaPM4jhE2zJznMNxG4o/OpVFEi+UxX6LVRHqsFFyGtJ8DER2whEU5tt Ugsg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=hakIoTQL4+y4eaCWRGIEaknNi4gqUhnnOB6piqVGAcg=; fh=xdVtGlv9kr3JNxLUCH6raFcq0FSYU0ynF5weeQWlJ5A=; b=SJH1OurxlkTCsFjxZKiF2IXYfAq6lOcY0ZY+epQCRl2tqjRwMqQy0h/Vx+EKR/tClI WUn/3/EZ/gqH7bpjVjX/4KPKpd54So5iIgpqfXrj8DgUprkFKBopJN2mLQOU9jCUXf+j WLYMPnATZhSET1vdxyNU9Wbt+Wp4SNqS5+XjwIYi3wrwHlVI3/zZ7VWXpjWKKe4OIDMe C2cD0hY5yxsSeXPS/u7YYgfi3e84p/dYH4p2ZsMkCv5OeC5mtVlvZKrqiLACWjpsQvYN UljCtJc2WoTPCob3rStgAvEzM4ClBVyZvzWjuce4dvssPXkDVYEMvm6Ryf8LzcBDXrhq U93A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EQNbi+ru; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075261; x=1733680061; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=hakIoTQL4+y4eaCWRGIEaknNi4gqUhnnOB6piqVGAcg=; b=gKqBpJ4V3KbdIfA9PWWyWpANrRetPPSX7puNuswXDVuzFUxFqHu5uy9OkaD/pWmrzK D9WUYb925iIb49EOIVI03HHHVaKWjx9xbj5gz9asEH9f+M8PNsP9n3kbuINrmrr3WNhX r/mFTnRtK9+0jXqZ5esTLXHr+3Oe3LCwFgHeg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075261; x=1733680061; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=hakIoTQL4+y4eaCWRGIEaknNi4gqUhnnOB6piqVGAcg=; b=n3M2/QGG6afhjNeVu9fDaXdzKsruKN+ltN5ABBEhTeMKHvibM4y2rkHnq7hmfbKmqn mE18GaNt0wGYlTLXKAGXrWQ0rTzRIiEinqBAC+QAaOKf9kFPAD+lt9WwrrWIvJVF6crw oq1bYONdKQ5X8dK+6YUmNq2Uu0KgJI7YdDyi7PNClg8HqaF6R1JaxZPnq0X+GGtSLeeN 4+ODvvSnCwblrTF4/oLgMHeKGWVgu/HgLvW6wotMppgaYBH3z7vbXNxJIRzD/Apb4Dva 4qOOaX+RaDeu4ErbKPsV9XNy5cKGTJGgAOckNF7Uc2u3PKSYtvm8eVYAaKx1Vr/A9Rpt 1rHQ== X-Forwarded-Encrypted: i=2; AJvYcCVO4B3o+VwzXyH4sO4bcFGPq2+3iRekCvYfyqRHbhyS38aaBEsahd23VMFCcoDww8xITnsNi5qEkSjrX3CB@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzukZa1qkiC/OAYIRmE/QNZSkGxky+Mop8WtdmTTkSFgiBH1U/n aWkk+83ZvO/dnEoqVvf3OJibxZEpNz43ZtidGhZQhb7GEqzMnW9eSvWPt3bgk/ABaQ== X-Google-Smtp-Source: AGHT+IEZEHqp2HSEglKdmit77Fdi5pd3lERE/DphtQ0sc2xjpEFFcE01jpjteFEhJ6MmSrIcqDMgBw== X-Received: by 2002:a05:6402:1d4a:b0:5d0:bf27:ef8a with SMTP id 4fb4d7f45d1cf-5d0bf27f17fmr11269441a12.26.1733075261624; Sun, 01 Dec 2024 09:47:41 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:ccc9:0:b0:5d0:ca0f:6686 with SMTP id 4fb4d7f45d1cf-5d0ca0f6847ls313136a12.1.-pod-prod-08-eu; Sun, 01 Dec 2024 09:47:40 -0800 (PST) X-Received: by 2002:a17:906:cc56:b0:aa5:451c:ce20 with SMTP id a640c23a62f3a-aa58105980dmr1633389666b.40.1733075259589; Sun, 01 Dec 2024 09:47:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075259; cv=none; d=google.com; s=arc-20240605; b=BBzfhu30kPA2YJWW6xviaSf5D0OA40XRqiihuI//LWgrYFDAJTn98fAH9y/7kZIuJ+ 9L62oMw6V1vas+x04gw0VUC4VPdTXWXNKrSfIpdojaLM+/iWJ1PMbByTPqzgLq5ojsBR S4247gyvBKYsDo9Kbc3Gjn6gByFm34xb8yyR3j5q2IGh2XYwBXKhSQ1BShsisTLGQu9K CXUTEj7OpKeRJImAXCCBkTil4vK3ln50uFzYX2VHE6n0gUxiQxnkK24DwVaURrLDBcgT eGUfLjgs5euoeB67gT71zefAnnDvpBTlLw7zTSmpA1bv1MLEadYJpIIXDKpTD7wdR+eK 8bsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=PVuHuQb8loxecKpQ/nwjJzBH6nlMJtCZkUUq+nOYqO0=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=IpYOQTXkiWWY1vRT8S2WoP4HUBAcbWg/Fl9oeYZXQfWYbQh1GtV5gVDfARZYrNdpg5 1Dpz5ZrYTtO+c+rJUpozLNngIIPuxXaSrY+d9atYYTzh2UamPiERLnsul+dQrRzdpOZK NmK+W8Va6fOViTAqHB8JeixvITZPC2TEdFHE7R0jb4tPI20POHsYPrjuywJ1pHo7u/mV 6TrB8EsTLVMeHqTz9aHohZf8FYCXqihClMaokiVvM/FQ+WuPkpH8deUh5NKCGopNTbH/ fnCX7TDPE/fRFSkKksVQbe9MpMa125kWo08ItyPCM7HrNlnTFoh//mWYKDh19Dq7OP1O nhOw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EQNbi+ru; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5998ff4cbsor263428566b.17.2024.12.01.09.47.39 for (Google Transport Security); Sun, 01 Dec 2024 09:47:39 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnct8kh5OrFI2OWQZi7CXa+8B8Zoi1W6786F5AW+14TUCG06G7iZkB04xF5eG/4L ZTk9YeGMo6u77Y7q5DB5Jz+k00DBzSkIyPJkwudxlVri+9We6MQn7KkjvRkiI6gK/nIdCo+EdPA yvxBAy6sJRJjSEEYLsLMll4p7aCJGtDUrmGQ4s3HcKZx+m4NFwzxybVRAxb+yx70y4PVZPuvHEk fhaAioMSBJZF95bxOkOXWiFdP8HcMMRwmuSZqgJcFP2eqoUE65DaSaRz2mPNu4PJR7vV+Dx6euT hS8AwBrIoiBBZDYMVNf9kt8VSQ/wCP9ydZ16VG78mAsrI61l8GgUzf523TgAkGEyHWuW+piGLGd O6vxyr+coZt9Z0MGv X-Received: by 2002:a17:906:30ce:b0:aa1:f73b:be43 with SMTP id a640c23a62f3a-aa580f57d09mr2022196766b.32.1733075259128; Sun, 01 Dec 2024 09:47:39 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:38 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 12/18] clk: imx: add support for i.MX8MN anatop clock driver Date: Sun, 1 Dec 2024 18:46:12 +0100 Message-ID: <20241201174639.742000-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EQNbi+ru; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Support NXP i.MX8M anatop PLL module which generates PLLs to CCM root. By doing so, we also simplify the CCM driver code. The changes are backward compatible. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) drivers/clk/imx/Makefile | 2 +- drivers/clk/imx/clk-imx8mn-anatop.c | 281 ++++++++++++++++++++++++++++ drivers/clk/imx/clk-imx8mn.c | 175 ++++++++--------- 3 files changed, 355 insertions(+), 103 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 03f2b2a1ab63..f0f1d01c68f8 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -26,7 +26,7 @@ mxc-clk-objs += clk-gpr-mux.o obj-$(CONFIG_MXC_CLK) += mxc-clk.o obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o -obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn.o +obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn-anatop.o clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) += clk-imx8mp.o clk-imx8mp-audiomix.o obj-$(CONFIG_CLK_IMX8MQ) += clk-imx8mq.o diff --git a/drivers/clk/imx/clk-imx8mn-anatop.c b/drivers/clk/imx/clk-imx8mn-anatop.c new file mode 100644 index 000000000000..f02e4d5114a5 --- /dev/null +++ b/drivers/clk/imx/clk-imx8mn-anatop.c @@ -0,0 +1,281 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * clk-imx8mn-anatop.c - NXP i.MX8MN anatop clock driver + * + * Copyright (c) 2022 Dario Binacchi + */ + +#include + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; +static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; +static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; +static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", + "dummy", "dummy", "gpu_pll_out", "dummy", + "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", + "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **hws; + +static int imx8mn_anatop_clocks_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + void __iomem *base; + int ret; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) { + dev_err(dev, "failed to get base address\n"); + return PTR_ERR(base); + } + + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, + IMX8MN_ANATOP_CLK_END), + GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num = IMX8MN_ANATOP_CLK_END; + hws = clk_hw_data->hws; + + hws[IMX8MN_ANATOP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); + hws[IMX8MN_ANATOP_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_ANATOP_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); + + hws[IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL] = + imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL] = + imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_VIDEO_PLL_REF_SEL] = + imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_DRAM_PLL_REF_SEL] = + imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_GPU_PLL_REF_SEL] = + imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL] = + imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_ARM_PLL_REF_SEL] = + imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_SYS_PLL3_REF_SEL] = + imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + + hws[IMX8MN_ANATOP_AUDIO_PLL1] = + imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", + base, &imx_1443x_pll); + hws[IMX8MN_ANATOP_AUDIO_PLL2] = + imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", + base + 0x14, &imx_1443x_pll); + hws[IMX8MN_ANATOP_VIDEO_PLL] = + imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", + base + 0x28, &imx_1443x_pll); + hws[IMX8MN_ANATOP_DRAM_PLL] = + imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, + &imx_1443x_dram_pll); + hws[IMX8MN_ANATOP_GPU_PLL] = + imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_M7_ALT_PLL] = + imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", + base + 0x74, &imx_1416x_pll); + hws[IMX8MN_ANATOP_ARM_PLL] = + imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); + hws[IMX8MN_ANATOP_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); + hws[IMX8MN_ANATOP_SYS_PLL3] = + imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, + &imx_1416x_pll); + + /* PLL bypass out */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_BYPASS] = + imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, + audio_pll1_bypass_sels, + ARRAY_SIZE(audio_pll1_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_AUDIO_PLL2_BYPASS] = + imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, + audio_pll2_bypass_sels, + ARRAY_SIZE(audio_pll2_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_VIDEO_PLL_BYPASS] = + imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, + video_pll_bypass_sels, + ARRAY_SIZE(video_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_DRAM_PLL_BYPASS] = + imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, + dram_pll_bypass_sels, + ARRAY_SIZE(dram_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_GPU_PLL_BYPASS] = + imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, + gpu_pll_bypass_sels, + ARRAY_SIZE(gpu_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_M7_ALT_PLL_BYPASS] = + imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, + m7_alt_pll_bypass_sels, + ARRAY_SIZE(m7_alt_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_ARM_PLL_BYPASS] = + imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, + arm_pll_bypass_sels, + ARRAY_SIZE(arm_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_SYS_PLL3_BYPASS] = + imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, + sys_pll3_bypass_sels, + ARRAY_SIZE(sys_pll3_bypass_sels), + CLK_SET_RATE_PARENT); + + /* PLL out gate */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_OUT] = + imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", + base, 13); + hws[IMX8MN_ANATOP_AUDIO_PLL2_OUT] = + imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", + base + 0x14, 13); + hws[IMX8MN_ANATOP_VIDEO_PLL_OUT] = + imx_clk_hw_gate("video_pll_out", "video_pll_bypass", + base + 0x28, 13); + hws[IMX8MN_ANATOP_DRAM_PLL_OUT] = + imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", + base + 0x50, 13); + hws[IMX8MN_ANATOP_GPU_PLL_OUT] = + imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", + base + 0x64, 11); + hws[IMX8MN_ANATOP_M7_ALT_PLL_OUT] = + imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", + base + 0x74, 11); + hws[IMX8MN_ANATOP_ARM_PLL_OUT] = + imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", + base + 0x84, 11); + hws[IMX8MN_ANATOP_SYS_PLL3_OUT] = + imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", + base + 0x114, 11); + + /* SYS PLL1 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL1_OUT] = + imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); + hws[IMX8MN_ANATOP_SYS_PLL1_40M] = + imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL1_80M] = + imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL1_100M] = + imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL1_133M] = + imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL1_160M] = + imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL1_200M] = + imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL1_266M] = + imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL1_400M] = + imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL1_800M] = + imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + + /* SYS PLL2 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL2_OUT] = + imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); + hws[IMX8MN_ANATOP_SYS_PLL2_50M] = + imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL2_100M] = + imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL2_125M] = + imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL2_166M] = + imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL2_200M] = + imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL2_250M] = + imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL2_333M] = + imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL2_500M] = + imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL2_1000M] = + imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); + + hws[IMX8MN_ANATOP_CLK_CLKOUT1_SEL] = + imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT1_DIV] = + imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, + 0, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT1] = + imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_SEL] + = imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_DIV] = + imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, + 16, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT2] = + imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); + + imx_check_clk_hws(hws, IMX8MN_ANATOP_CLK_END); + + ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + imx_unregister_hw_clocks(hws, IMX8MN_ANATOP_CLK_END); + return dev_err_probe(dev, ret, + "failed to register anatop clock provider\n"); + } + + dev_info(dev, "NXP i.MX8MN anatop clock driver probed\n"); + return 0; +} + +static const struct of_device_id imx8mn_anatop_clk_of_match[] = { + { .compatible = "fsl,imx8mn-anatop" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx8mn_anatop_clk_of_match); + +static struct platform_driver imx8mn_anatop_clk_driver = { + .probe = imx8mn_anatop_clocks_probe, + .driver = { + .name = "imx8mn-anatop", + /* + * Disable bind attributes: clocks are not removed and + * reloading the driver will crash or break devices. + */ + .suppress_bind_attrs = true, + .of_match_table = imx8mn_anatop_clk_of_match, + }, +}; + +module_platform_driver(imx8mn_anatop_clk_driver); + +MODULE_AUTHOR("Dario Binacchi "); +MODULE_DESCRIPTION("NXP i.MX8MN anatop clock driver"); +MODULE_LICENSE("GPL"); diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index ab77e148e70c..588cebce6c9d 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -24,16 +24,6 @@ static u32 share_count_disp; static u32 share_count_pdm; static u32 share_count_nand; -static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; -static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; -static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; -static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; -static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; -static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; - static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; @@ -308,11 +298,6 @@ static const char * const imx8mn_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sy "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", - "dummy", "dummy", "gpu_pll_out", "dummy", - "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", - "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; - static struct clk_hw_onecell_data *clk_hw_data; static struct clk_hw **hws; @@ -323,6 +308,10 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) void __iomem *base; int ret; + base = devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, IMX8MN_CLK_END), GFP_KERNEL); if (WARN_ON(!clk_hw_data)) @@ -331,99 +320,84 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) clk_hw_data->num = IMX8MN_CLK_END; hws = clk_hw_data->hws; - hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); - hws[IMX8MN_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); - hws[IMX8MN_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_CLK_DUMMY] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_DUMMY); + hws[IMX8MN_CLK_24M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_24M); + hws[IMX8MN_CLK_32K] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_32K); hws[IMX8MN_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); hws[IMX8MN_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); hws[IMX8MN_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); hws[IMX8MN_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); - np = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); - base = devm_of_iomap(dev, np, 0, NULL); - of_node_put(np); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } - - hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - - hws[IMX8MN_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); - hws[IMX8MN_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MN_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); - hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); - hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); - hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); - hws[IMX8MN_ARM_PLL] = imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, &imx_1416x_pll); - hws[IMX8MN_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); - hws[IMX8MN_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); - hws[IMX8MN_SYS_PLL3] = imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, &imx_1416x_pll); + hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL); + hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL); + hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_REF_SEL); + hws[IMX8MN_DRAM_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_REF_SEL); + hws[IMX8MN_GPU_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_REF_SEL); + hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL); + hws[IMX8MN_ARM_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_REF_SEL); + hws[IMX8MN_SYS_PLL3_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_REF_SEL); + + hws[IMX8MN_AUDIO_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1); + hws[IMX8MN_AUDIO_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2); + hws[IMX8MN_VIDEO_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL); + hws[IMX8MN_DRAM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL); + hws[IMX8MN_GPU_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL); + hws[IMX8MN_M7_ALT_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL); + hws[IMX8MN_ARM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL); + hws[IMX8MN_SYS_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1); + hws[IMX8MN_SYS_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2); + hws[IMX8MN_SYS_PLL3] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3); /* PLL bypass out */ - hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_ARM_PLL_BYPASS] = imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_SYS_PLL3_BYPASS] = imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_BYPASS); + hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_BYPASS); + hws[IMX8MN_VIDEO_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_BYPASS); + hws[IMX8MN_DRAM_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_BYPASS); + hws[IMX8MN_GPU_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_BYPASS); + hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_BYPASS); + hws[IMX8MN_ARM_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_BYPASS); + hws[IMX8MN_SYS_PLL3_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_BYPASS); /* PLL out gate */ - hws[IMX8MN_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); - hws[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MN_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); - hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); - hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); - hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); - hws[IMX8MN_ARM_PLL_OUT] = imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11); - hws[IMX8MN_SYS_PLL3_OUT] = imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11); + hws[IMX8MN_AUDIO_PLL1_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_OUT); + hws[IMX8MN_AUDIO_PLL2_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_OUT); + hws[IMX8MN_VIDEO_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_OUT); + hws[IMX8MN_DRAM_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_OUT); + hws[IMX8MN_GPU_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_OUT); + hws[IMX8MN_M7_ALT_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_OUT); + hws[IMX8MN_ARM_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_OUT); + hws[IMX8MN_SYS_PLL3_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_OUT); /* SYS PLL1 fixed output */ - hws[IMX8MN_SYS_PLL1_OUT] = imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); - hws[IMX8MN_SYS_PLL1_40M] = imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); - hws[IMX8MN_SYS_PLL1_80M] = imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); - hws[IMX8MN_SYS_PLL1_100M] = imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); - hws[IMX8MN_SYS_PLL1_133M] = imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); - hws[IMX8MN_SYS_PLL1_160M] = imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); - hws[IMX8MN_SYS_PLL1_200M] = imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); - hws[IMX8MN_SYS_PLL1_266M] = imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); - hws[IMX8MN_SYS_PLL1_400M] = imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); - hws[IMX8MN_SYS_PLL1_800M] = imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + hws[IMX8MN_SYS_PLL1_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_OUT); + hws[IMX8MN_SYS_PLL1_40M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_40M); + hws[IMX8MN_SYS_PLL1_80M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_80M); + hws[IMX8MN_SYS_PLL1_100M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_100M); + hws[IMX8MN_SYS_PLL1_133M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_133M); + hws[IMX8MN_SYS_PLL1_160M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_160M); + hws[IMX8MN_SYS_PLL1_200M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_200M); + hws[IMX8MN_SYS_PLL1_266M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_266M); + hws[IMX8MN_SYS_PLL1_400M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_400M); + hws[IMX8MN_SYS_PLL1_800M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_800M); /* SYS PLL2 fixed output */ - hws[IMX8MN_SYS_PLL2_OUT] = imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); - hws[IMX8MN_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); - hws[IMX8MN_SYS_PLL2_100M] = imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); - hws[IMX8MN_SYS_PLL2_125M] = imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); - hws[IMX8MN_SYS_PLL2_166M] = imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); - hws[IMX8MN_SYS_PLL2_200M] = imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); - hws[IMX8MN_SYS_PLL2_250M] = imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); - hws[IMX8MN_SYS_PLL2_333M] = imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); - hws[IMX8MN_SYS_PLL2_500M] = imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); - hws[IMX8MN_SYS_PLL2_1000M] = imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); - - hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, 0, 4); - hws[IMX8MN_CLK_CLKOUT1] = imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); - hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, 16, 4); - hws[IMX8MN_CLK_CLKOUT2] = imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); - - np = dev->of_node; - base = devm_platform_ioremap_resource(pdev, 0); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } + hws[IMX8MN_SYS_PLL2_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_OUT); + hws[IMX8MN_SYS_PLL2_50M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_50M); + hws[IMX8MN_SYS_PLL2_100M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_100M); + hws[IMX8MN_SYS_PLL2_125M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_125M); + hws[IMX8MN_SYS_PLL2_166M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_166M); + hws[IMX8MN_SYS_PLL2_200M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_200M); + hws[IMX8MN_SYS_PLL2_250M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_250M); + hws[IMX8MN_SYS_PLL2_333M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_333M); + hws[IMX8MN_SYS_PLL2_500M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_500M); + hws[IMX8MN_SYS_PLL2_1000M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_1000M); + + hws[IMX8MN_CLK_CLKOUT1_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1_SEL); + hws[IMX8MN_CLK_CLKOUT1_DIV] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1_DIV); + hws[IMX8MN_CLK_CLKOUT1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1); + hws[IMX8MN_CLK_CLKOUT2_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2_SEL); + hws[IMX8MN_CLK_CLKOUT2_DIV] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2_DIV); + hws[IMX8MN_CLK_CLKOUT2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2); /* CORE */ hws[IMX8MN_CLK_A53_DIV] = imx8m_clk_hw_composite_core("arm_a53_div", imx8mn_a53_sels, base + 0x8000); @@ -599,18 +573,15 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); if (ret < 0) { - dev_err(dev, "failed to register hws for i.MX8MN\n"); - goto unregister_hws; + imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); + return dev_err_probe(dev, ret, + "failed to register hws for i.MX8MN\n"); } imx_register_uart_clocks(); + dev_info(dev, "NXP i.MX8MN ccm clock driver probed\n"); return 0; - -unregister_hws: - imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); - - return ret; } static const struct of_device_id imx8mn_clk_of_match[] = { From patchwork Sun Dec 1 17:46:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3684 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 500F03F033 for ; Sun, 1 Dec 2024 18:47:43 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d0c64ce365sf1309758a12.0 for ; Sun, 01 Dec 2024 09:47:43 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075263; cv=pass; d=google.com; s=arc-20240605; b=AIzd9vOSvsq2dI/Oh1SAb7M0gwc/joauM3RzT/29is/imOoGIYU+xdlvYndLAoFMYE CqnCx85G34lg+jIu6mZJ1mJ+JbiTxeMQiK+z+CCODljrKLdqVW75UfokFc+WZJuiuX+a qzVCAjFA5yA9imD1p//SeXoXllXngjjxyFFoc4F52EC/0ZEVOeJaeabjewzdzLesTEKx 3tpBQttJg6OuvgEQuNLJRnosHmOSIU64sg5cyw1f1BUtEmtxSMz33qdeiu06Uf1BRvVN mqSHEPUIgx1VaR5rL7ehOMdTN+eyK28VzEPhx6I3v6y2yF8npxwmpL20ErCvb95C6oBZ EwwQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Jjh1gikhMgngKWQPuxM7uyqwfECxsgXn+nXILyXXCNs=; fh=d/iZcAoTu2zpAGE91XTrDO4hBvEoJmFpTlOSyRNE+oI=; b=IxZ2BTm98WLV4lpgHdx0RSJRSkHPmuGz2FQ9KWZV1d+7fyvJcLRp82AvjGi1qT676d yGKmkgnVwzw5kbzG0G/nBbwivhG7dLuoN5OWc/52laJUU6qR//BX9sKNdjU17okbkLDq GRit7y4tDde6E+0+5eGhHuXoKXxsalkhS7dKGr0MMMLQOJ2eFMvMVopChbPW6WunUGuY uDJXPM1/RqWEj8FFFbhEH8prFSwDDeAfqxvIoDhpyUWm7JzpLag0pQwCBFrt85MK7jMf WTlOwz6Lxm8pU3FpXmn3vZgsGHi8357+6+MKYG4ywS+zcP1Mt+wXjhaXHHqJRkw1HSX/ BjVA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=govsin9I; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075263; x=1733680063; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Jjh1gikhMgngKWQPuxM7uyqwfECxsgXn+nXILyXXCNs=; b=XCqe7UfI7FEEhNa0SO89/HzifxhfEziR/xsoU5nhUA4KnB9rvRlTh0Noaw0JCGVDZ5 9is5T52k8G/AnWWnnbXkZOVzFcl71hrsyq+bESrE229p+/gl+vgR6OqpjfO5u54PZlNR RKJArxAwV2Pe1imov58y06b6B5g2ZKPee8Pjs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075263; x=1733680063; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Jjh1gikhMgngKWQPuxM7uyqwfECxsgXn+nXILyXXCNs=; b=PRnhfDkUkTLoSEUgR2pZwxXaK5D9SQZoXkHd8nwbG2RsT+PFW9z98l62JR3Piw1IeR tcQt0GmVdQbdWMRfxWUydTayw7peOfFawvRzRYkXy8CLMJo1rGYaT7vvEtO8BCqMdt/n vsz8flInvXAYR+ciED/ev5l2cRi5PKvbG5B/xHhFrUC4Egyl3fRq7BP53ElIQWc6HFZx XnIlGgtM8kXmfjMkzGRaIy6bMiP6MuroABQVMklqJajShsXBDGClvOneZkOwLv9c39cs vwfY/MrnH8X2n7RFCdehomfveZV7xveP8gdNoOro+ys4iPSYIS0N5MOZYl+6Y0aRpTvV kXGA== X-Forwarded-Encrypted: i=2; AJvYcCW7Q5Fx/Cqdjyhd8haTgcAE59P/J7YODyc/8/KbnIALYovpgsXkyeY3CLKiGnEI117gK5+Z6L/1LkBrkhOF@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxUDmUp2lmfLTPIoQ8XRAu1+Q2buSX44AkZUsf9AKPbBE9mNPle zs9MOwHzetLpnwwMoqfRIQdZxry6kM42jOPWlbeJM0iI9fTDrri/skPJC7fKzeqXetSuUlSSQQ= = X-Google-Smtp-Source: AGHT+IH2pM58/IetO+lGPJA/12TFTnkAQIMd46FwZSa27unJvu2FAGoPGTh6//3Ak139fKQaUgAKEw== X-Received: by 2002:a05:6402:13cb:b0:5d0:e871:f2ea with SMTP id 4fb4d7f45d1cf-5d0e871f402mr2132688a12.16.1733075262951; Sun, 01 Dec 2024 09:47:42 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c3d6:0:b0:5cf:e3e9:1723 with SMTP id 4fb4d7f45d1cf-5d095465086ls665592a12.2.-pod-prod-04-eu; Sun, 01 Dec 2024 09:47:41 -0800 (PST) X-Received: by 2002:a17:906:1bb1:b0:aa5:14b3:a042 with SMTP id a640c23a62f3a-aa580ef3726mr1744819266b.5.1733075261003; Sun, 01 Dec 2024 09:47:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075260; cv=none; d=google.com; s=arc-20240605; b=Zn128+ExxdJaM3gLKXRZMa3qLOLi11UN1hHj46KVFRNB/YafRe8XeYM1jATTyApoEW 8RoT6Q/2vExRXLWdGESsaNqOCxxxTnJgsmD878eSTcXISRHZVshe5tUsMAcCtky2Ww+X ag1gq9gmOYp9AXOKbpYRFNdn2a3kp5CAHRCh0JgLj377x58lKjTKWukOX/BZZeIlBvL/ UcLlI6nEnDGt5/uQV7IQ/0CZENwpLucot79uNsNVPmjZzGZYek1BVOy/vqigr/YQQ0g2 KJLgD6qxfWqOLwrCVezPh3/uVMBj3iXOR7m8j+Lj9LITxBAD4Q119U2HspoFfffFlG6N /8Iw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=B8Mnl1funP026bpupc6kClrugt4oD6R0yljLualdHeA=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=gAZkRJFlu/1Q/vpcS5NV8tQN3uKhs2m/E0C3gNNMzBExQKkjCaMjKDJkbd3yIFxFiY cmzY3sPiRYq0Ry4W9yZPiWfcEbp4FynMmadf8bFr8BTHgWQz/KZe57Wbkyx2TgabzqgG 3wyFYrwVPLgosWL0gHB+MvoNlkzBugXJyndwUapxKNcQbvqtk7HaE0+d3J7vuIGZiMG6 Rdy2rw5P3oxGQr7kInEv7lSZl6Q+7AtQ7sADy/gyw5QdQg8dMMjx/UkcmcTXoUlwSHKd vTgRcC8B9hccwNmobrcQ69+KDoxzDcDfrPjn9WYe9XihBd5K86wfJy/bygTDtw4YhBDG yGBQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=govsin9I; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa599806350sor248446666b.9.2024.12.01.09.47.40 for (Google Transport Security); Sun, 01 Dec 2024 09:47:40 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvA+973ToZlTYzaNBd9sc5ZvQ1crafuYfrH1sGzG8ikvkfD5CLrGGkIQGM6Sbh jjCmD1YSisteVAek9+jpOe0fjghpbHPgcY4mwZ6ac2Ecpr8J15NpSOkqHsDwRfE2s/TIRdqH022 DB3GAmktylTTeRzpaqCWpx+d8OA/N5RazGw3ltw36X7uMlVXyMraNzCfJwuv/4slSa6nWpKGo+b /V/Qsiamsykkkc8qrLa1Z/bUt74kMXTewnFoTzrp0pR4kpa0B9Ri2gAPR0jg5VSCfJhrFTO4hF3 mhpznXmEshHLCaNPh7dvQocDhpKlE+wiqDuhYzcaTPjQl6UrOiw9kqWClH/QNraW8DYlCSYllYI 7VGAt3d0UnbJiNG2A X-Received: by 2002:a17:906:2921:b0:aa5:2232:c8d2 with SMTP id a640c23a62f3a-aa580ef31c1mr1541928666b.10.1733075260573; Sun, 01 Dec 2024 09:47:40 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:40 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 13/18] dt-bindings: clock: imx8m-clock: support spread spectrum clocking Date: Sun, 1 Dec 2024 18:46:13 +0100 Message-ID: <20241201174639.742000-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=govsin9I; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The patch adds the DT bindings for enabling and tuning spread spectrum clocking generation. Signed-off-by: Dario Binacchi - Drop "fsl,ssc-clocks" property. The other added properties now refer to the clock list. - Updated minItems and maxItems of - clocks - clock-names - fsl,ssc-modfreq-hz - fsl,ssc-modrate-percent - fsl,ssc-modmethod - Updated the dts examples - Added in v3 - The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. --- (no changes since v1) .../bindings/clock/imx8m-clock.yaml | 77 +++++++++++++++++-- 1 file changed, 71 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index c643d4a81478..83036f6d2274 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -29,12 +29,12 @@ properties: maxItems: 2 clocks: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 clock-names: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 '#clock-cells': const: 1 @@ -43,6 +43,34 @@ properties: ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8m-clock.h for the full list of i.MX8M clock IDs. + fsl,ssc-modfreq-hz: + description: + The values of modulation frequency (Hz unit) for each clock + supporting spread spectrum. + minItems: 7 + maxItems: 10 + + fsl,ssc-modrate-percent: + description: + The percentage values of modulation rate for each clock + supporting spread spectrum. + minItems: 7 + maxItems: 10 + + fsl,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/non-unique-string-array + description: + The modulation techniques for each clock supporting spread + spectrum. + minItems: 7 + maxItems: 10 + items: + enum: + - "" + - down-spread + - up-spread + - center-spread + required: - compatible - reg @@ -76,6 +104,10 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + fsl,ssc-modfreq-hz: false + fsl,ssc-modrate-percent: false + fsl,ssc-modmethod: false + else: properties: clocks: @@ -86,6 +118,10 @@ allOf: - description: ext2 clock input - description: ext3 clock input - description: ext4 clock input + - description: audio1 PLL input + - description: audio2 PLL input + - description: dram PLL input + - description: video PLL input clock-names: items: @@ -95,20 +131,49 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + - const: audio_pll1 + - const: audio_pll2 + - const: dram_pll + - const: video_pll additionalProperties: false examples: # Clock Control Module node: - | + #include + clock-controller@30380000 { compatible = "fsl,imx8mm-ccm"; reg = <0x30380000 0x10000>; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; + fsl,ssc-modfreq-hz = <0>, <0>, <0>, <0>, + <0>, <0>, + <6818>, + <0>, + <0>, + <2419>; + fsl,ssc-modrate-percent = <0>, <0>, <0>, <0>, + <0>, <0>, + <3>, + <0>, + <0>, + <7>; + fsl,ssc-modmethod = "", "", "", "", + "", "", + "down-spread", + "", + "", + "center-spread"; }; - | From patchwork Sun Dec 1 17:46:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3685 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 56B623F033 for ; Sun, 1 Dec 2024 18:47:46 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0e755edbesf461668a12.0 for ; Sun, 01 Dec 2024 09:47:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075266; cv=pass; d=google.com; s=arc-20240605; b=fgqHNBurEilMM2UDcys0ZkUxZLHTaV+O5W55h4ZKyhG3L4ninW0NpWo6DZfv5Khmjg /S5f+cDVKYqLJVLJVqa3ZpLXn2m/yEcB3tYnFjEuv+HlGqvbzlRZFq3JgeFLbp0iM5nY LjkJCwBn4clC/5sY1SWNyCB8kC2sDsDF6cgSGwPhCB0Pjp81DbcR0w6pCJlI2hGy+lpb crSre3BVZzW7zblhWxpT/FihZo0rtfJfWoMPN1WulmKeJNMwwXfVcRqMkiYPzrkctEVW eecF8pR1Unu0IEH+Prn+m/udmJYhKYjSgj6TYL2rmL00/FZihx6ZTbSRyx7fT9QXwyBN zcNA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=F+Kxf9vCgrkPK6L4QTodGuJflgtMDDwEEWTA7qXOLy4=; fh=5WMggz9BnsHk592eKVu2p/Ye6Nj+jDND4Vc9QNdu3RU=; b=eWk4virSJnEqLpdlKbvnYSJnnC2qLXRFlhmE522xsQuMOlRKmnkBUfBSLXMlL7P9G0 XA9psJ1EtUBzuC3B3E8QjqXlyBPhWfnFRHmNg7WEKCevraMGH0FjCocYHXg9Ffm6CDi3 3bEhYX3zwC9XGn/De/MjYO7s88sN2h1uzg631oF+uw+tph9x3QYlAUVpgHDqHG4G4DHE 4r6TUc3CYx/7wrN+/gmZrOZkDhBXIWUm9HCvFcT4aCDVeH0rdBYgq/nRyTjAMWSz5b56 26fPAoHrLURRIAoCjYmHu1ubw9DMPYev2oKGmSLdQ+BosBEKFyGNBn2Xsy8PQMvofzXq ixJA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=aRJEbH4V; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075266; x=1733680066; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=F+Kxf9vCgrkPK6L4QTodGuJflgtMDDwEEWTA7qXOLy4=; b=mU+eQPaVxuve1cvwghbCMdv05G6I9Zfx9JjTAMC0144yxt7CVsqp3BAPzkjbbW87tk 8Zz0xZMtvGeWaPq4CrXHxT/FyB7/GgYLBW8MtsMA7xQ1IUmaphJbr3itsU3URjoq3SOa 7zNyAzxo42YQC0C3/U+enSOTzsmO2rgjjbSZY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075266; x=1733680066; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=F+Kxf9vCgrkPK6L4QTodGuJflgtMDDwEEWTA7qXOLy4=; b=Xfqc2Av3Zp0lCUd/cEmGM/5VbTL4v4gI8agXS3PQ3RHmzsjTyPsfJFMtweSU6DUS9s EvsTQbKg2l9vW6iKeyv7nlSzbISv0hN6L517g/fcWSocEOCHUYJo62VCn5y3rEIBGNRt gPqIJVQe9g1WWYSmZXXvXEk/3XN0wjYJfZGL2bQ9luzSILx+ktBTZK+pipNQl4bp4/OC fM5B0C5FF2+IQUlyOFLhdfOPIWX1Gppa7Cepfz13xNQg9C0V4KUqf5dMIb2urmR47C1R dnihoYGIaQZ8wkVhBwr+lwdg+mccJ7puM4QKnVu40awtWJS9QxdoeUbCDJvFUWqniBN0 qLLw== X-Forwarded-Encrypted: i=2; AJvYcCVcp6vA7C4ATkqiSCc72rd6DiJhjBzON/ZfCK6BQrAK1nrrz6Aaem7Q99K95b+cAmbg/7IUE9VWWemcSRom@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyOpNhBw4Dc2amn8oVN7tAjqaIpUxUfYIzSKkOt3ZsuBEDcs3AX CXL0ojwdEXRiOTjvV1nwH6p8BBVuXYNfn4MVfMTXjCbf0eZZ6Mui4MZ2+ag0yM43Sw== X-Google-Smtp-Source: AGHT+IF78HGsS2WECGFnZXO5Wf9hw5I+lFgH3JJYEyZ9+VGrN/1O0ihzsGD9Yi6XzquH/umIS5Vyhw== X-Received: by 2002:a05:6402:1598:b0:5d0:96ba:b63e with SMTP id 4fb4d7f45d1cf-5d096bac1d8mr17764995a12.5.1733075266038; Sun, 01 Dec 2024 09:47:46 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c0d6:0:b0:5d0:b1e8:b0c3 with SMTP id 4fb4d7f45d1cf-5d0b1e8b5dals787558a12.0.-pod-prod-00-eu; Sun, 01 Dec 2024 09:47:44 -0800 (PST) X-Received: by 2002:a17:907:7ea6:b0:a9e:82f3:d4ab with SMTP id a640c23a62f3a-aa594535329mr1801914966b.9.1733075264094; Sun, 01 Dec 2024 09:47:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075264; cv=none; d=google.com; s=arc-20240605; b=IH4dQyney4mNy3HBjwJvP/3d7vw1cfsENh7XWuAYaqGg59TsRkSrOHZkIWter5z5cO jgv62Rw6NTIYoKcwELv45bdEnYROa/POMopWd6BwPvXFztxW8tkUXDA1ovRtgSKeb1Xg FVs9vkYDUkd515VQD7B7pUyHNNH9KRfBW2LeV2lVuTdnQO29o4ueq2RiMoEsZEVp9Ij7 dQKFFiVY8yAODuatutLr4A2zqw+aNeS0+bJzgAchPZCWeUjseFlUsrWF/7k7AG8Yvj8B 42IP5xCOkeW7jKo+s9+H9F7w8aFIywVIJM4z54XrhrYaHQj4ooOQ7a0gpo4rrsSxaZVm iVpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=a/0iXUlDnHB4vmCkCvqYino8rMZyy/qKapLkvYLstbs=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=bcBsTsTMXAK16f0i9a+2AXY2Q9x27DTLc7yNTcjc9fPjlbJRivSdOYPP7bKayPCiLx azORejtl9xp/aL+hrDB/5cT8vgAWTx18/RrMANTl3cRZkVTWQ9PgD2D8yqpsXAOSQWhy 7dNUte0Nja7BSJljuTefD1Nt0lRdVJz1e7A698KApaw1YdmUm57NJ/1pg9OHAcmJMXhf Bim57UsAy8a8kh9vewHe8ZAmMsz/m09/z3HVjfMS3yjhHamkcF5nf+lhAPZF+WAtEYu8 NYJ4vdjJ4wCHOSjdG2rIPARMZL8GViZQCy7KpbI1MROnXAykSpxOYZ31BlsNA7MxUUQP 8GbQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=aRJEbH4V; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa583cb0f6asor408603366b.5.2024.12.01.09.47.44 for (Google Transport Security); Sun, 01 Dec 2024 09:47:44 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctTjoVFgeZ4/BP0zaTAdKFr26ijIj0eRc3xT6j3g8XIfAKxxQyPsEfzviM1H/L Wo2VOk83w3eX6acICPREtyXZUPFypNym+4vF7v7cgA2Iw25Uz9+II5IktFLp26HvFDlFWVF66jh sRn+IchZWtgQhkRHtid2U/XVpFISbF2OvxJ5Oo5pynHPxrsxHIpgZ3sx6TzSM0oJ2EDmRnJF75l dxPTt0wL34M6iSVXiHGz3DEuo8/wkfOkC6wrn3M/QdfrYUThUcp2EAK3x+hDYVWumVcu0aCr38e 42B0HHDynFRibjU57NZRJywiLDY9KlvKSXTHcDe+oFY26tUX4E8DlFHwdigVAwkBTfKGF1qYUqU ofMc+A40aZ532kT/i X-Received: by 2002:a17:906:3cb1:b0:a9a:5b84:ac81 with SMTP id a640c23a62f3a-aa5946e6d03mr1472151766b.31.1733075263673; Sun, 01 Dec 2024 09:47:43 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:43 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 14/18] arm64: dts: imx8mm: add PLLs to clock controller module (ccm) Date: Sun, 1 Dec 2024 18:46:14 +0100 Message-ID: <20241201174639.742000-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=aRJEbH4V; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mm.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 597041a05073..0b35aecb6755 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -642,9 +642,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>, <&clk IMX8MM_CLK_A53_CORE>, <&clk IMX8MM_CLK_NOC>, From patchwork Sun Dec 1 17:46:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3686 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5CEC73F033 for ; Sun, 1 Dec 2024 18:47:48 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d0e78fb68asf669175a12.0 for ; Sun, 01 Dec 2024 09:47:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075268; cv=pass; d=google.com; s=arc-20240605; b=AGbOaessu/5BgXxCSG/zodhci4JZzGpmOWisRoIgHx53Llhhzsp5D5dFYIx7f4/0Vh pVWNaV1Pa3G0esPlm12G/rVu0uiQqRY6QVN/nz/W2WybwKw7vdnCR2rySaCmO5IG8VW9 29R1bm7hRJjYuh3RAvrmV2Tw694+tiotynS7jFcg4w9Up6vaqaT4iC/R1NU3Z2hhXa/C yEAyDToBnAmC2JFhkPNwsVqVjDvlfHjfIcl7TiUrNrR+AwiOiEzr2blHD53gV9Dp+7Wa OxKFVGPjTLU7RkJ/+slvVqAD6pOImX5ONYOA0PNLKsrfPJa19L9HQ7wLM5vUbc/9en6E jNhQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=+2Wh6+oYMqgOzZBVO4Zvr1a1m9TASGUPSP8pS2Ay3tI=; fh=iTaSTpZRa7vV1bBTvLeAhBaHHaRwmlb2O0IToeZprus=; b=CFnpvU36xE+QrbedcJgmH2YkVJVoTiUKhArP5mejGmgIUHqvKmnWgigChmnCcBbASm sFM0UKJvmGtLQqUeBLRK6+kwQ9lM4vVm/4qFY9dEXX7z/5/heiXF0gDwRDK/66AIorMg NSABTQZzOqZumulkDbyq/HqChgTm0nWhBlz0gzkxRVuXOeAP2fHs7IrlVL/z1dSnoP7P fhttl+gJt3GWSSBhyLTWuHeF0DpmM1tc+vV8TsqiQWEtLBpTH91IcTkvNFMypet+DMuD RAe3h8a5GS/JNMGpKzmDPUNn9pmpLbMXhUv/8wJh3lvIhv0N9xxBsyFrkSwA2OUOF0v7 FFFw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=OQMiRFCy; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075268; x=1733680068; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=+2Wh6+oYMqgOzZBVO4Zvr1a1m9TASGUPSP8pS2Ay3tI=; b=AhlQJ+qxPt2leytxRRjA0SVUJASQF99OyJ32Fct06mtEzJCdcalnakR8d/eZga7Q2e FH0ABF4eE8kOm1TVZyJSi+8wlytE4p4T3i6KT5kiQJxOws+Oz2gC8lgvgbpZCJBNdocm 6WFFCcV8KQA77yAE4YxTGbAY+EMBeClEXDJD8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075268; x=1733680068; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=+2Wh6+oYMqgOzZBVO4Zvr1a1m9TASGUPSP8pS2Ay3tI=; b=H5CaTHUpTPNsWezZRNzXoQtMi73l+CTIkFcVHD8jyLPcUDuNB7TzFYEkB8YrheFfbG Jc3ObPGBxQMb8DceYmV5gK1rpDafkepEeKpvFkK7Jg+iQjtuLMGY6Jra3TEStE9lpQuG iX0SOYhd0z1gZIlb9sipOGan220EloGf7JPufC3cJsTuqLrmgo8H4VAanlIV0REJq2bb xfpmtDYR6b/nBcZwbJQbog9IQ0+a8c3bblu7gtzOjsjOaqFM5gVoZWSSRQr4yEy56QjC 8LfNdianRe9XF32ej/wtC1ubC1DFg+bG4GOAm+0GjCwGA9vDg9OcDtYHcWs82GUNlTmc PAaQ== X-Forwarded-Encrypted: i=2; AJvYcCUYdHXe/LTOzwD2Su17PB42g0m5TWwQBngu2jmqOfmbBN3RSnt+uRFrkvYlqMShwzXMWmnIS7dTsCeOkMZn@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy0BKvTQbT1YCjFbzlPsrzR2cJ26RQhOEDkhtRy5Xd+vYhIT0ck +iWwBsnQwuyeMMU4NWWcrB2VIHujCaYOOkUaJXLM0BlodIEVojsH/nZSG57eSXL/Bg== X-Google-Smtp-Source: AGHT+IHwgZr+VVjZKmSGUdQcer3xN2bMtZRO/IxvbcnAriWsPVjj6PX89lN7Jv1wfmOX2f+J0PvmoQ== X-Received: by 2002:a05:6402:4402:b0:5cf:f248:7715 with SMTP id 4fb4d7f45d1cf-5d080c48680mr18494180a12.23.1733075268065; Sun, 01 Dec 2024 09:47:48 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d751:0:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d0e27dcb79ls584067a12.0.-pod-prod-06-eu; Sun, 01 Dec 2024 09:47:46 -0800 (PST) X-Received: by 2002:a17:906:310d:b0:aa5:1551:99f0 with SMTP id a640c23a62f3a-aa580f3336dmr1348103266b.30.1733075266317; Sun, 01 Dec 2024 09:47:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075266; cv=none; d=google.com; s=arc-20240605; b=PRYoe2x1KynaW1nbLaFRmTez2M5GpDUp1W5jZxcST6Ofb30Zd+w6z+YaXRxt5ZIK/F fnySL58FPwLjv52CALkxjbOFtk+LgGpjQvKQcxJm3fqnYK8Wc6ydKfDzoMwU/5+b60ls 7VU9Y6Yj86R/xUeL9Qg0tLwaGIMJAibKN3iGDjP/ee9u2+MSy9uXLWD4f0WYmt1pGf2l G6fzKPvMDyTifgfMk3h3+PPwHJDkfpJTZZKIPJYvEQ4R3nEjqhUCx9Z9VL2kQZPjmUig 4UMjGOqcd8Z5eKl/0/b4VuKxEbpOPdBgBCDHxsk25OA72g2EEU+OTRESQnBOioZ7J1u6 Fx8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=yxJsjMJwTSMPDYd3KHgHpJeZxzAqqmLbUkKQAeNGZLg=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=HGRfedddxXunFmBNk7De8TTIm4DV0eRbCbbXpTE/wkR8+837noXk85/Www3egrqwOS ae/IoykU9O0REZwiQA8lf4eIe8DpuQa4hRe0ZVZQDU0h1BadIsIjm2d0ao6EsmRrjSL8 L6zKM7PrSJn3kGCo11JRjNYsved/51tR4oFFl4wknKxOJAbl2D5plhpnJcPM5AbKN2bb YBURbGbpSXabIO7KxzOh/z8siwPtd4ySFD7VZI0D3Pie8P9E4edrRdnbjCt+ccpYfyMo 1By4Cn+sJXFiYs23qdrT1HyvKGN9Vp0d0uUhDnR6MXjWpagIh61Iw2Q19szqjCAdTu0W PBXg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=OQMiRFCy; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5998db497sor235736166b.13.2024.12.01.09.47.46 for (Google Transport Security); Sun, 01 Dec 2024 09:47:46 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsc61WZpr0uTFBSv6Mk5d38sDDaUOwAZpUWgh22Txm1q0hflIzOD1iO9dnonK+ C+cH2M47alJx+CgsW2mJjc9GfSLTS8F5oW1TjmEq8ZULFOMbywwg+NwJslnphk3CCOQcmlnUNxJ eHHToMTLKNj0UkYwdwzt041d1F+n+hQkjsztJwJxqgKP2SiAsspme+KkhTlKSlq/B868Krv8Vpt sNAeyneqmhZ+Re6fLtvJ26LA9QRsmf8YbuSdVKpPDJDdno58x1yZ5uNcrsHmPTzWz91T/Sbe9b8 xZ/Nq5fsgiuDjb6cqGjVsB6TPmV0J33GttSK/Bm0aWG1N/ssngHjM+fBiHkWm0lX04eGlikMGP4 42mxI3duQgOouOidW X-Received: by 2002:a17:906:5a56:b0:aa5:50b6:a612 with SMTP id a640c23a62f3a-aa581093a27mr1555171566b.61.1733075265912; Sun, 01 Dec 2024 09:47:45 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:45 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 15/18] arm64: dts: imx8mn: add PLLs to clock controller module (ccm) Date: Sun, 1 Dec 2024 18:46:15 +0100 Message-ID: <20241201174639.742000-16-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=OQMiRFCy; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mn.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index 49be492b5687..aaa179784717 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -643,9 +643,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_DRAM_PLL>, + <&anatop IMX8MN_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>, <&clk IMX8MN_CLK_A53_CORE>, <&clk IMX8MN_CLK_NOC>, From patchwork Sun Dec 1 17:46:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3687 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 0F2853F033 for ; Sun, 1 Dec 2024 18:47:52 +0100 (CET) Received: by mail-ej1-f70.google.com with SMTP id a640c23a62f3a-aa5a0a35384sf178236466b.2 for ; Sun, 01 Dec 2024 09:47:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075271; cv=pass; d=google.com; s=arc-20240605; b=ACjrXoJgPxyDgI6BATwjn90ih6IfbbIfYF3lIYUzfo/kq+IyXV7a/Xl/AIs1lCUuLR yPMGzcJ5pYDo0Ezly+ynkPy3ER+7qet46iCmhIDvd8QaIB5cOPyaEjSeF2LV0fisSb/w 7f1LFY4z/hFELM8+oobUAEmapz8kTlbehNrdPF8LfJDNr/saWZZenbi/L5jolISJoh1c YsJaEcpAUY9LwQV1fqcX9wpwz7HHAcYAXxlxjIsOeg6++Mc3BP46s3V6fdKarolJEFe4 CGbADUGisoUGBpNYb7ebR1+g1mquDNN8CCA1cEJZGd9WaAXEnMZ5BH05eF7YahnvPy56 KJoQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=LuEfrP8rJ5EOupcNDg+SWEZB+iUesaYFxX9UX84VdOY=; fh=XmgQJGVhuoncpiw9NhLJhLP3sSp2audtDYcllx2T05A=; b=AWZ6y/wwt8GE2gy1aN1JPF4Wwwp03gjtrvcvmU6ZT9lwTZobS9uNMZ4YtV6E3sfgwy gDV0fAKHB419rE5jvulub44PD0Shfvg1+21geG8SMkSyNBwJJvNwzJSp6JUmWvO0Grwe nBBmDCQfLf/Af/OJTvRHoqpiTF7kMHlG4BwT/vBimFaVWwQdEH8apqtOcrmrxu14AMlm 4eX21vwKePmpTLvB6sRridDc334XYs3vzlSelBQH0Bif7094HZxwgSRU5I8qeLfakXSZ B9z7O1hIaUglpXeR5nojeE7bEznar+Tyodt/QmKZZByxgdeqbguyWPKSROg9HUFCEaEY +pFg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Wdx9PqON; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075271; x=1733680071; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=LuEfrP8rJ5EOupcNDg+SWEZB+iUesaYFxX9UX84VdOY=; b=JNemQIOSbML7t+qD5N+3nVT8xMSts6gRWFfZD+G3Ys69tNUxjiTrHzSQlxzCwYa1OK J7+uR3RuzrJBQkUghttMyin2+S/D3JxQ1NP62YpNnedDta/g9kjnNSCG9oPAiUSDAOse ZwbDfeyuTFrCOkXJjyn1TOQDvAvSTjUomi8mE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075271; x=1733680071; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=LuEfrP8rJ5EOupcNDg+SWEZB+iUesaYFxX9UX84VdOY=; b=FqdVFqZsOfT3hZWnr8qDtrbsrnn7Xtw1g5aZKcEkXrplqcRS8PAsNuxuLyq4zn9p1W EDUsJFzqn5olYsRtp6FWj8/+i8atuKwnfbakwPXHnWDUoL/8E9oaG2dfuvx5bNaraWPi piNmUoG3mLSoz5cfQexLrYHX0txRS22SJdqwAZEgOtU0XZ/GXLJ1ooXHtNVSbrau596g Zbv06BySMvWTRe8N87GNbujO1wbkieHa1a4F9Hl8RSW2dTlnJRBGLnnTmAjOw9ivKCmI RTG+x4jY+932Ow0/Z6VCRC8ClcFZzeriusCDl2x+vxj1195JS919gGEoQxZ2qDv+qjf7 zeOA== X-Forwarded-Encrypted: i=2; AJvYcCXAiZXXXMs+X7lXq3ykEIYTE38YAdEo3Gcc2FAofXgw1TTbUkiMJ0goQ8RADPpaLDEmIVIdj9QfOX2UAQok@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwFrpC5SxieewVZxXlU2Xb9cGmM3lEKGpvBXfSl9g1+Mx3FE/R/ 6kyC/MMvxv+9bVszWJh1EY8rsOcOoqj4St0uFEU2QSJ/1y1CQ4DB167ut4AWqhEh+A== X-Google-Smtp-Source: AGHT+IHyCdhFMx1CxsedNU2zWURH2r010xv7Ntin/YjVv6F+NGxjwTVRMipT0Nyjdvvt3H6kySV2iw== X-Received: by 2002:a17:906:3d2a:b0:aa5:624d:b77 with SMTP id a640c23a62f3a-aa581073fa2mr1650541566b.57.1733075271774; Sun, 01 Dec 2024 09:47:51 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:c312:0:b0:5d0:d347:1eb9 with SMTP id 4fb4d7f45d1cf-5d0d34720d0ls280256a12.1.-pod-prod-02-eu; Sun, 01 Dec 2024 09:47:50 -0800 (PST) X-Received: by 2002:a17:906:3295:b0:aa5:19a8:f142 with SMTP id a640c23a62f3a-aa580f1d55bmr1815316066b.18.1733075269827; Sun, 01 Dec 2024 09:47:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075269; cv=none; d=google.com; s=arc-20240605; b=R9jJCPc07xRbj9JznpNxthzkW3JQbDnL92F8dYmtBNSVYfBru1zvB9BAh7ySq8dtAq a1F+UdBykGoMwH1MOchoUYnt64j6mhW0jhO7eVutKf8QD9d3ikkvxKTBP3JxMNCNLowW b5n6sKksN33cH4mmx5BLSVpBbDNjJJDKudz1eL9Z7YHwdywwvuyF4GfYoOdRPBJOmhia qQIg1KZ45Scoc714kBmO36/lMQ1Q+P4YOuw5lio1qrv+dFBOlyqihY36cd5gmovWzRol txjaKrhcagLnKoIPNYbiCrdUsLfmEZ0Cyyj5BB5J1Dm95lmh3k23wF0yN5qV59T2olCK Fg1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=C+h8roym6BKL4klc060XmQbisU15KKTnjExLT+vczjQ=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=ZSMeJPNlAPe6x6wm2fsrvIm3B6d3w1g3LEB955XwWXceRa/oDzpTOe48ZyUKCm2IfC pi6T/LGGEVlFssS++CfwA+9AbApFIITCZGNDYXRve9FiQll8WEDE0M7TJksFcT/UkOmu crBm+CQOtuyRQeCd0XXqp3Vfr2q+Vn+/PItseiYjUo2bcxHFn7q2L1f24cZbECUeLKBk AxHKEu7BS71jClwTkfTjoOZbAuUUObCOIV6JxTD2C6lCQB0Ul9jcljK7tMs3GOnwZEoc shV0VMbhSv5O287/m+14WHBSqEopy8JDaYRtJBddx17PX8ZQ89rVysdWO4QwpXvWzb0n ZucA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Wdx9PqON; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5997e2a9fsor212932966b.7.2024.12.01.09.47.49 for (Google Transport Security); Sun, 01 Dec 2024 09:47:49 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvDHFCw/cPO1LeNXqeTrhnIIRU/rMokNIG0CP4Da3XqzLOnja1hRD6NK/Iydpw QfpGqurhKnvjGcHjhoBZlUMNg2PMsiVIHhpRmU8xrOvSSdqMZAFKfb1u3i5U6yRSSgTMLLt32ep IJYNPQx+ezULHSrfBLJRu9PAZZaAg0QW2nZLyWrUhINWKWMmF9FEHpQE+2Op+d3w8tWATN0a3Ke y0I3wYk7SQUUMZEmRDbLqiV4NEzcEzYjVSOVVZ9f5YKE+cVw0ysODvYVkbigX+yLgczOzqL+NG7 EjkIangNlWkA4Siszk13enithWJ2EYtUVtZO0/XR072gB1idX2cn29+F1fhWgWKw8d7/lM21hWQ rjPcHcAXSEm6+CFFX X-Received: by 2002:a17:906:3145:b0:aa4:9ab1:196c with SMTP id a640c23a62f3a-aa580edf60bmr1451047166b.9.1733075269496; Sun, 01 Dec 2024 09:47:49 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:49 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 16/18] arm64: dts: imx8mp: add PLLs to clock controller module (ccm) Date: Sun, 1 Dec 2024 18:46:16 +0100 Message-ID: <20241201174639.742000-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Wdx9PqON; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi - Added in v4 --- (no changes since v1) arch/arm64/boot/dts/freescale/imx8mp.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index 0b928e173f29..861bd4f4dced 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -751,9 +751,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_DRAM_PLL>, + <&anatop IMX8MP_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>, <&clk IMX8MP_CLK_A53_CORE>, <&clk IMX8MP_CLK_NOC>, From patchwork Sun Dec 1 17:46:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3688 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B45923F033 for ; Sun, 1 Dec 2024 18:47:54 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d0b063a162sf2375464a12.0 for ; Sun, 01 Dec 2024 09:47:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075274; cv=pass; d=google.com; s=arc-20240605; b=VGDxIvHYsIGiVzi/BECenunLzoaKjlSaiziLdjFTYcsvI05BAeyAPwMeZ6CFFgcGYS p1ODeG4wV5kotSL1r7vDqUyQFxpidQZj1KWgSeQ1wsAPF0CO7tjQZ7RLKlqgLCYl6yav 9vALrDGClFTv+fBhmUdGcbh4fBbz6Do+RrkgXvy4pzpVXbmQ5FLed3kgAjqNtihvUTjq 19tLw5Ylq/fvwiBFlhUx1yn69R+5xqhPCqLBEL4GZeUckRnDsUT6B6vcruWVu5mdaK/S RjyzghMkDh1ToRtudIfPK9p57vA7oh5Q8Zp9XyR+eG/SzHxwTlg0qT41tJKqwGNLdbsi igcg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7yTTxPYBRvHOHf4I95C0ZaF2c1eD08vYzvjkCvB7wec=; fh=GJVvUHlNo6ct+4u9H1SkMS0eFy74YJlKvqCWIf2RCxw=; b=QKANDerCEhNM/MJXeIwJf0iD8PF/bEj2/3aPhHpPDBRyZEanhKtc+Y0XOB9VehSJ09 LsE+3XFqlGs2IAMHE87P4+OYUsAq5/kDnXHSgosuVeTDypcg6K9arBtsLlXbA7UJqMsB Y9BHf1x1ohM7wpFdtvGyTMeci6BBv1C7LOQ/bNGydlXx1xWFv/VP+bWBwhLlKsxdXEOk RBfZM2ULPgzFPPNDzbkOYPZxuUpK2bBK0xJ0uC+FFIa8yS9PBUvNGgi7ODrLCi79Pyho IoHxpHWGt3Oe2Rw9N2HS7SWgHUuYC+sTIsV6oF3hvP/Wb/lpxO1hy6RQzqn9eDYueD4B Yk6g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ae0plQ3A; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075274; x=1733680074; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=7yTTxPYBRvHOHf4I95C0ZaF2c1eD08vYzvjkCvB7wec=; b=I+CBK3JEkvUUHbDm7qWoo6hoCxbqJepXp0yZxvkEcx8+PYSKtS/6aLVSrKkBfv/z5F c6qJAMScgftPMGjJFBNiYfO6io2GZwp/O8L8OHFBU07Mzv3jR/nmHPeNb6pyRBqo7ibE 7pMmNLCk3/eQeyf/54IH+qwFDoFmtWfM8zaAk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075274; x=1733680074; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=7yTTxPYBRvHOHf4I95C0ZaF2c1eD08vYzvjkCvB7wec=; b=G6hpTbMNkvLf+kc/p6pLWwmVE3jeCTDEVK/aBI6469+zhOlcJqfybE7xmxTVWLUm8F GXaUlQ2RhQTcNb9TC25FVKMhymGCP9HhtDo+COkY4mrUNdOqRIMT0xyN2TsWM95fidss EyeNJ7nFI/OHVGiDkZIGQTkuodYulHMAYu4O1VySTu7RwSAz0E5yEKYeBm0sLx7bO9B/ 3CG+uBsTrakl5yLNo4PKGJ6ljRsqltTR7if94uxfSYeEX+FUqJ41K3n44Kszx/c91t34 upWqWflUz3P+zonOQXABfxNgrxrZ+152rVoYftDcV4gqxabv5j0dcQUA2Hci24C5i7/c v9Qg== X-Forwarded-Encrypted: i=2; AJvYcCVGvfrIKuptHratsiVFATeeEnidAr6PQLKmLGNTTKzl9KY8DelJlC3rTfpWw7xGC2EfG/bcJ3nDrlV2gzZY@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyV2qxs7ZrRsfRXg7q4S2T4FmWaGmi9mN5knURdSnnQJt/3ww9/ 7mmwpX/KrU4MMj6UWmAvBEbhfPLpaBkkiDi5hKnmGLVT29ftt+tHLe0jTqKVKjxgBw== X-Google-Smtp-Source: AGHT+IFuK5VOCtFaOp9FrVgmVg6Yn14pCpgaHzY1Z8AuGKSOBKZcgTMs1nwCzjeadTUN9lFH9Tyo6w== X-Received: by 2002:a05:6402:2809:b0:5d0:b61a:89c9 with SMTP id 4fb4d7f45d1cf-5d0b61a8be1mr11587415a12.5.1733075274424; Sun, 01 Dec 2024 09:47:54 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c0d6:0:b0:5d0:b1e8:b0c3 with SMTP id 4fb4d7f45d1cf-5d0b1e8b5dals787599a12.0.-pod-prod-00-eu; Sun, 01 Dec 2024 09:47:53 -0800 (PST) X-Received: by 2002:a17:907:3e83:b0:a9a:662f:ff4a with SMTP id a640c23a62f3a-aa59431fad7mr1907546366b.0.1733075272710; Sun, 01 Dec 2024 09:47:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075272; cv=none; d=google.com; s=arc-20240605; b=PvnWS1iuzzn77kAeaa+fEiaw7D/iis6V9iSwEmKUnnsOdojt6xVYl7B7kb3S52y30v y/NEjDJmPnTv/iXKdF2Z6vi9dWhmMJ18iS47gUCZWNmQSM//8ptDn+snJeiBBwhd3m3P bydS6hZwYpKsT41fpI2/2S1LF+VZROiCC980M1mwKQO6T52lW/QqsOM/kV5z8CbctoRP RatTm6wOOA5TiX+kTThVY/f2LUd3Yg5a81SmyczvriIcUj0g5mVkPXo/C7nZ0g2hrYkB bYk/9K72wUEtOVfycgH7qyBUIRWFBGP4ceFhlkQfWJzTy+RjYEQcmUJpNizjlcl3VNPK j1HQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=KkX+s5EHVn/U/f89vXhboloGzSq+GXoMTZ4AsN/1EgI=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=N72JtJFYe2H68BkuNaSF8MgpR1Z5+YpOUIPbVteLJmiC3nYIIXZwwEi+TCopoLYtz9 LpoFfnQ4BfTMfN25w0dTY8Z1gC4kxul6Ki1qFUZ9UhYYWCO8xNkR0yZClZGdCF0xNSo2 GCqg4vwtihSG/fJKfKMq4I+sNvZlAWPseJBPfmqxRWyXH/mIbbgT9xke1wiyd6hA1hYQ YN+NuwrqxmD3hKp+Ikvw/plc2U0CNHY4LJoIAfaGy/xQOVRoI8XSOhd3GSNUkt1UrJGz Wi15Kn2zBSrYxHsWT1HfOAkxuIh1UH/awHKU7oJqV85YfwqfsRjMspPkLsGAw0RX4p9m 5LDw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ae0plQ3A; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa5974c6814sor266035966b.0.2024.12.01.09.47.52 for (Google Transport Security); Sun, 01 Dec 2024 09:47:52 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctNhi6Jpk0mqKuxCBDqADPhf4YI1c6Q+MrhVgduGtAqKe3k0OtNK0QpxLNaleE eXQQqQRndzeQ4sx23NRknC5yfGvSLvV+J9FtVLhFjpTCL0300Lxai13ITprKGTqmliPUpVzI9Hp AfTxN585o2/B9nGTSVm1alX8W2oQzY4d8B0Rgo9Ieu8ocJU3hqBybOnvgHA6pRgzZm6Qoqk0n4W tcXgAyAVvNRB4xtXKMmY8n8HIYcePmY7yiBlpwZa0k9XbSumh37AYEx3xQzoKVlKncbbd+tYSmj u0Tr91YI5npfgh58lP+7xJZeUdgYDiZerBJHEbRrVGptD2y/YWCmoBmtZFtf9LInX9QjIXOglCN j/C03pINzlanUirsc X-Received: by 2002:a17:907:9494:b0:aa5:63a0:5d97 with SMTP id a640c23a62f3a-aa5945cdbdcmr2003825166b.13.1733075272328; Sun, 01 Dec 2024 09:47:52 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:51 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 17/18] clk: imx: pll14xx: support spread spectrum clock generation Date: Sun, 1 Dec 2024 18:46:17 +0100 Message-ID: <20241201174639.742000-18-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ae0plQ3A; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock (SSC) generation to the pll14xxx driver. Signed-off-by: Dario Binacchi --- (no changes since v1) drivers/clk/imx/clk-pll14xx.c | 127 ++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 16 +++++ 2 files changed, 143 insertions(+) diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c index d63564dbb12c..b07c59fd659a 100644 --- a/drivers/clk/imx/clk-pll14xx.c +++ b/drivers/clk/imx/clk-pll14xx.c @@ -20,6 +20,8 @@ #define GNRL_CTL 0x0 #define DIV_CTL0 0x4 #define DIV_CTL1 0x8 +#define SSCG_CTRL 0xc + #define LOCK_STATUS BIT(31) #define LOCK_SEL_MASK BIT(29) #define CLKE_MASK BIT(11) @@ -31,6 +33,10 @@ #define KDIV_MASK GENMASK(15, 0) #define KDIV_MIN SHRT_MIN #define KDIV_MAX SHRT_MAX +#define SSCG_ENABLE BIT(31) +#define MFREQ_CTL_MASK GENMASK(19, 12) +#define MRAT_CTL_MASK GENMASK(9, 4) +#define SEL_PF_MASK GENMASK(1, 0) #define LOCK_TIMEOUT_US 10000 @@ -40,6 +46,8 @@ struct clk_pll14xx { enum imx_pll14xx_type type; const struct imx_pll14xx_rate_table *rate_table; int rate_count; + bool ssc_enable; + struct imx_pll14xx_ssc ssc_conf; }; #define to_clk_pll14xx(_hw) container_of(_hw, struct clk_pll14xx, hw) @@ -347,6 +355,27 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate, return 0; } +static void clk_pll1443x_enable_ssc(struct clk_hw *hw, unsigned long parent_rate, + unsigned int pdiv, unsigned int mdiv) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + struct imx_pll14xx_ssc *conf = &pll->ssc_conf; + u32 sscg_ctrl, mfr, mrr; + + sscg_ctrl = readl_relaxed(pll->base + SSCG_CTRL); + sscg_ctrl &= + ~(SSCG_ENABLE | MFREQ_CTL_MASK | MRAT_CTL_MASK | SEL_PF_MASK); + + mfr = parent_rate / (conf->mod_freq * pdiv * (1 << 5)); + mrr = (conf->mod_rate * mdiv * (1 << 6)) / (100 * mfr); + + sscg_ctrl |= SSCG_ENABLE | FIELD_PREP(MFREQ_CTL_MASK, mfr) | + FIELD_PREP(MRAT_CTL_MASK, mrr) | + FIELD_PREP(SEL_PF_MASK, conf->mod_type); + + writel_relaxed(sscg_ctrl, pll->base + SSCG_CTRL); +} + static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, unsigned long prate) { @@ -368,6 +397,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, writel_relaxed(FIELD_PREP(KDIV_MASK, rate.kdiv), pll->base + DIV_CTL1); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -408,6 +440,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, gnrl_ctl &= ~BYPASS_MASK; writel_relaxed(gnrl_ctl, pll->base + GNRL_CTL); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -542,3 +577,95 @@ struct clk_hw *imx_dev_clk_hw_pll14xx(struct device *dev, const char *name, return hw; } EXPORT_SYMBOL_GPL(imx_dev_clk_hw_pll14xx); + +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + + pll->ssc_enable = true; + memcpy(&pll->ssc_conf, conf, sizeof(pll->ssc_conf)); +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_enable_ssc); + +static int clk_pll14xx_ssc_mod_type(const char *name, + enum imx_pll14xx_ssc_mod_type *mod_type) +{ + int i; + struct { + const char *name; + enum imx_pll14xx_ssc_mod_type id; + } mod_types[] = { + { .name = "down-spread", .id = IMX_PLL14XX_SSC_DOWN_SPREAD }, + { .name = "up-spread", .id = IMX_PLL14XX_SSC_UP_SPREAD }, + { .name = "center-spread", .id = IMX_PLL14XX_SSC_CENTER_SPREAD } + }; + + pr_info("%s, name: %s\n", __func__, name); + for (i = 0; i < ARRAY_SIZE(mod_types); i++) { + if (!strcmp(name, mod_types[i].name)) { + *mod_type = mod_types[i].id; + return 0; + } + } + + return -EINVAL; +} + +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf) +{ + int i, ret, num_clks; + const char *s; + + if (!conf) + return -EINVAL; + + ret = of_property_count_strings(np, "clock-names"); + if (ret < 0) + return ret; + + num_clks = ret; + for (i = 0; i < num_clks; i++) { + ret = of_property_read_string_index(np, "clock-names", i, &s); + if (strcmp(pll_name, s)) + continue; + + ret = of_property_read_u32_index(np, "fsl,ssc-modfreq-hz", i, + &conf->mod_freq); + if (ret) + return ret; + + ret = of_property_read_u32_index(np, "fsl,ssc-modrate-percent", i, + &conf->mod_rate); + if (ret) { + pr_err("missing fsl,ssc-modrate-percent property for %pOFn\n", + np); + return ret; + } + + ret = of_property_read_string_index(np, "fsl,ssc-modmethod", i, &s); + if (ret) { + pr_err("failed to get fsl,ssc-modmethod property for %pOFn\n", + np); + return ret; + } + + if (strlen(s) == 0) + return -ENODEV; + + ret = clk_pll14xx_ssc_mod_type(s, &conf->mod_type); + if (ret) { + pr_err("wrong fsl,ssc-modmethod property for %pOFn\n", np); + return ret; + + } + + pr_debug("%s: mod_freq: %d, mod_rate: %d: mod_method: %s [%d]\n", + __func__, conf->mod_freq, conf->mod_rate, s, conf->mod_type); + + return 0; + } + + return -ENODEV; +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_ssc_parse_dt); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 6b6af26f4f1e..dad6e90c7dc0 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -69,6 +69,18 @@ struct imx_pll14xx_clk { int flags; }; +enum imx_pll14xx_ssc_mod_type { + IMX_PLL14XX_SSC_DOWN_SPREAD, + IMX_PLL14XX_SSC_UP_SPREAD, + IMX_PLL14XX_SSC_CENTER_SPREAD, +}; + +struct imx_pll14xx_ssc { + unsigned int mod_freq; + unsigned int mod_rate; + enum imx_pll14xx_ssc_mod_type mod_type; +}; + extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; @@ -493,4 +505,8 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, struct clk_hw *imx8m_anatop_get_clk_hw(int id); #endif +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf); +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf); + #endif From patchwork Sun Dec 1 17:46:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3689 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id AFCE83F033 for ; Sun, 1 Dec 2024 18:47:56 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d0ae45646esf2352862a12.1 for ; Sun, 01 Dec 2024 09:47:56 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733075276; cv=pass; d=google.com; s=arc-20240605; b=XyNRG8vKPdTtl/NVKGPAD+P4BAj1K3MGhlVxsjG+UMLXABd3diJ2wgbC04KJyLRi+v NwPV87Rxip1+PbFTv2tGeUIlY1MKTzeFki4F9s28QRhNvtlRWY+q9K8TK8Q9zdCUChyz b0WvZPqG1/aVoeWs+Bx+MDT+Pf08UVU+K+n1KkEjdVmwQoPzH+l87j1gx4h/44XDDIzx bcyh93CyL3MwfZyz94RfCMDvCvyiRJJ/23lepSVxSMS0WyymAhJCuRb7cep2w1FxB49s YRbUaFHtlWD0dCzoGdeBrmsQpp+ohNrPVcO7Wd5c9LeLNw8Nfxech9jVevvbkYZqDWrd Cr8w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BDnQIvzq+KrpyPcTIII98xFUV6PS9JDARLEfi4BNiio=; fh=oNEk2guzQBVEdi4mrNK6xXhzPkafn6eW1x2dGPQ842U=; b=PwC2bopsZUHy6tWQHrkBa/KiP90SZvYPW0Uj/Ig7Cp7ioffH3BuNo967XNumXFDIns GQwzKlO+5+fhRK6VOvG9vLhgpQjKjoS5XRdeFDBbKNuqoYr2gOE4q0DSsBCX7HQbnmRk Fb/XPfGqYF1DajdbKGvlSDifKJsIqKaDb+4Lg9CV0LunGHwfzSA+pjk3athmC5L4zKV7 oQM/KBjsQzBL0WaYXoMxZBBuRJMpAGL1qcSF3/D/0g2w13eD+NYql7Kvcu96B68iWCuj Le0+b4pnCBWqRDjBvERCRQD3tEVN+JVxgSDgT+jc2vITXzjt4wuWGYcVxYZTKhPuvAhA w73A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WtjWXL9H; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733075276; x=1733680076; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=BDnQIvzq+KrpyPcTIII98xFUV6PS9JDARLEfi4BNiio=; b=WcB0UYkDrc7JnUYG1v+Lha/1zXnNJihjFq7Ztnxoa5CM+gFQqxD0H5SqLaOajUi3Q6 Pi+rHPZbzhpfUxRLUe9B1TwjyxSGnnOvCnZJaSQ33ScGDMAf2Kizpjgz4FryODSPC9e+ ZBrpQPqd3Wy7VRkVVYNiZAwpi2JvcGJtHFY40= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733075276; x=1733680076; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=BDnQIvzq+KrpyPcTIII98xFUV6PS9JDARLEfi4BNiio=; b=t5B5Qyf9rxzERt3LLm1TniOQ0IV95KLUU2Ybq1IeMnuYpoS8W1ortVnT9pH//+QElW wknxzcdQgmvH1gbY0Ae26GSP4+9FGuuUBOmHmSWQT2k6h59Eu+Q9KVyx/0EPNcgqJl0x /mU7lSDBV4eqteef0FvP2Kc4ANpSWlsms37SSuqR5IIy90whi05mBa3A7wytktjeyY03 Af0esY9SWRzcmYPKsC7PzDl0fAIXxoeHcF1PcaPrEP2ha8+0X0okcpamQD4tMa1om1RZ 92jnfDVq3k8HTLM58p0J3FZ2SYgsXHOkS+y1LaO4ENWQNvpbME5vb2gy3A++nRwl5dN/ TQxQ== X-Forwarded-Encrypted: i=2; AJvYcCXE9LlFzKU6ciZ70De9i4CfDwzO8eMXdMv2ZZDKC47DCR8jys0TTGyfbSWC06n+pm+96OmmhhtN41P+3N34@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwvDG52g+EtYEWxkQZTyBJe/7goJ6nSCkzWWz11If5qyCTDhJ2a s3iGIRkYfk4lDW+3FAH3SbVLXH7Qhi7wGYODeH5MxrkBi5BPp4T3rY/qfFAukFpvXQ== X-Google-Smtp-Source: AGHT+IFjm6z1uJB5Dxpl+4j34Pc34VNbk/2C5FwvWKPj4VGmUeyRGIFKKHyMQkwICxobwaLTDdf0CQ== X-Received: by 2002:a05:6402:321f:b0:5d0:d2b1:6831 with SMTP id 4fb4d7f45d1cf-5d0d2b16da4mr5396160a12.14.1733075276407; Sun, 01 Dec 2024 09:47:56 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:5c2:b0:5d0:9595:fd41 with SMTP id 4fb4d7f45d1cf-5d09595fda4ls777981a12.2.-pod-prod-00-eu; Sun, 01 Dec 2024 09:47:55 -0800 (PST) X-Received: by 2002:a17:906:1bb2:b0:aa5:c9c:31c5 with SMTP id a640c23a62f3a-aa5945f54ccmr1738892166b.17.1733075274664; Sun, 01 Dec 2024 09:47:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733075274; cv=none; d=google.com; s=arc-20240605; b=eJuNoI16Fo1sJS822TLJmWDWHdbZb6sGVAoNodKOLGWbFI0Q14WGt43iW83VObnUMa V+ojRyLpwFsMgITnX7Q60oCITPcj4ypebtQpOz8PX7W7FH4Ht8n2Wmp8SGQyHG+r2y9n OZ6v5G3UEcgtnCof4K+tuS6mVnKQ7HCL55ESz6lMB3k0u9lMxcF5p8UvH49NVjVI7tS+ hIJpImqulepmGN0Dvbo5ha3V16sHS5l1vBq2e3GhTJAAXYrVP5GrCIWNPxS7KfgybF54 5QAXQH/MWOL6iN1kFEKhjTTpG6+TCHp7sftTkUuaCt0ja1h1rwACI9QEz+xuFSNPoS3e ae8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=N9yTySfaJQhr7Fo3SgjYPb/w7zlE9/XQ3JsIQbT3gRE=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=eI4ikCH5pX1oJR9bBaOp3EAc+62Rn6cf+Uuig77deHVMDJWrfr3r9yYu0ciOEixPVc WoFfZvkOYK5qln71obevSsD9Km7Nt8rOn2cnBGpIdnknVLP9q+C7rI/+CLVEvF09CqBt XdflDkdx8ef3hNOElKk/rmrn4cExiFmdvw2x1US2il7WsmD/0yLzTunu+mKM3D7PXoMU v973xlOjCWByJlo7/ez1DM8UyFx40vXIu6faJJBqQqW3CUSB3lbD08xN/9TPgqOzujqQ s9F5wSk7tydPn3+rSyyZTs4tHLC2a+JWjKFLybcjaCX99vp49grV1z0i9q4ZEK1R9l7E 6/jQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WtjWXL9H; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa58369371dsor321179466b.0.2024.12.01.09.47.54 for (Google Transport Security); Sun, 01 Dec 2024 09:47:54 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuocHvV3PtshuLj1nIvclsLqGFwB59vUY5eJQja5jgNqneGp2fuk/TgysTF6vT EfGJMEyri/+jWuKqFbf+U+ZFAXKXbjaRljPwEeZN5CZPY4sYOm1AaA6RZxERWKCYVppqrng7HwH 3RANMhy7izU8sg/u27Tx9jb6ahVllndRKeV3dJbYd3CzlfsRovPj3sTT3/1NOLRgiNMULTUXrEw bKNNhwclYl7VtCE9JqaOUgInz7yTXujtxZQ0xMoCGOjq7ItaO8sn7k6VFMT4ZMVLd9OmDzNCBKf V0Aag324RKyd+64I6eToA7sTz04WMb+m7Q11XxROe0v/E5IyEA4I0sJSCtodGijZgF7HrZl9Ysi lDMAbaCxsCkGr2TV/ X-Received: by 2002:a17:907:3683:b0:aa5:500f:56b3 with SMTP id a640c23a62f3a-aa5945ea088mr1602165966b.18.1733075274323; Sun, 01 Dec 2024 09:47:54 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-82-54-94-193.retail.telecomitalia.it. [82.54.94.193]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa59990a78esm415220066b.163.2024.12.01.09.47.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 01 Dec 2024 09:47:53 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v4 18/18] clk: imx8mn: support spread spectrum clock generation Date: Sun, 1 Dec 2024 18:46:18 +0100 Message-ID: <20241201174639.742000-19-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> References: <20241201174639.742000-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WtjWXL9H; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi --- (no changes since v1) drivers/clk/imx/clk-imx8mn.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 588cebce6c9d..c61368e724f7 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -306,6 +306,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) struct device *dev = &pdev->dev; struct device_node *np = dev->of_node; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int ret; base = devm_platform_ioremap_resource(pdev, 0); @@ -338,9 +339,21 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_SYS_PLL3_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_REF_SEL); hws[IMX8MN_AUDIO_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL1], &ssc_conf); + hws[IMX8MN_AUDIO_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL2], &ssc_conf); + hws[IMX8MN_VIDEO_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_VIDEO_PLL], &ssc_conf); + hws[IMX8MN_DRAM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_DRAM_PLL], &ssc_conf); + hws[IMX8MN_GPU_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL); hws[IMX8MN_M7_ALT_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL); hws[IMX8MN_ARM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL);