From patchwork Thu Dec 5 11:17:36 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3692 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A718A40D6D for ; Thu, 5 Dec 2024 12:19:48 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0c64ce365sf1060785a12.0 for ; Thu, 05 Dec 2024 03:19:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397588; cv=pass; d=google.com; s=arc-20240605; b=ODou44SCL0RJcqGsDGzyNYj0UlRPIutsE8NqdVUYKxnT5Rv0/f9ClamDihhZORQon0 YR67Cwt27Fcth1GCl6r9iZmJIqkCXkflUuEDB0RJmO0iWCyi79b2pev+xmOQ6TvnZtQ0 0HqQeMPvZRO9Ggy8XASu+xbQqo/Lx1pD1g4TfpRvA4Y4z3gI5ZROrDPYvo92gcG9315R uKuk/fyRpobVU6rfjDK4+VUFKLZ35EOy7EMWesyxhOOCQUMpEpoVHMCdnfaqyqsIydVw 3qx5qbeNbnoHv51sFa88QKIiR7/uF65oUpUHtd4iRZpiHttKiJeewLAx74fQOFn1jREg TQFQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ZD8R3KEt6ZBbZuGr5OjZob6jcchXI0+vrFy6qxEvh1w=; fh=o2TGcUU7QlF7j6qreEE6N+j2cqS6L7N4oq2MZiLx9+I=; b=bNm3EoaT2Ew/BBi+MPoqE8fJ+VBVxw9gBVn+ugcwca5/uFN3ktHGj24uJKWF5KKFYi GhueE86YxUyyqI0ldg7f0G9GZMCsy9ZpZ01jeFCr6uY3E5XW3CQPeRKIjNFFrEdOiWXB VXlvvomkaK6puI8sJJ4ZdyQbZbSkqsM8O5wDdRQJiAz8zo2/6IOQc4uWeoeVdbhvPHae Kkv4hl2GnD84Wi4Er7QW49HWq7/2x/GKVmD2Irjz5C7NTumyoT7HgYC+j2EhmHFmFTNa ZYvJQg3h+iAyG8nKYQz4DCAZQyaRtviE5UABTSWajGK/GCQuCKr6CdN+Z8z9CqbU2ZJp 89vA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=C018oiDL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397588; x=1734002388; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=ZD8R3KEt6ZBbZuGr5OjZob6jcchXI0+vrFy6qxEvh1w=; b=BBpkakh5oSypbGocX6dItUO+eQesakQ5/p3cNiiRiswRMQnRLh5hw775//+g47Vvi2 0JWBq4gURBYuBMWlSasfdmjyeVqPcFMub+AdsAs/0SUycDda4TfseWmtyTRRnKdFyaCL PO6vLpTX+KKzMkQBAiXy9eKHNnIRu3mhdYcM8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397588; x=1734002388; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ZD8R3KEt6ZBbZuGr5OjZob6jcchXI0+vrFy6qxEvh1w=; b=PQMYAUXJUONHmgHlFs4p9eGHh5hM20nELbUtae0+IjTA//zk90KKb606n91FmxkCH5 F9c+lRMkBr993pqPN5GDkt+z12YiepThKB/7v9meAGQReUa/6xgwlYrGe9c9T5asoVmy GSdfyQQJg83WxlA1d3oWSZX3105op6lGpB0wQhGzyPTrnvkKXMhv4sFsSM9cLFhK8z7l r+QHAsaSajrACsgtf88+3nFkQeyI92UG7GDXfFmEyvCFlHjnH5MMZYNLJlrdEu6/NNf2 n3a5+TbD74CQkga77hm2fT5N0ZNZYlR2hbTH9Lfnhu574Q/v1t4VahvQfc6ZJP4YRyT4 Ycag== X-Forwarded-Encrypted: i=2; AJvYcCWKwz/+xJJVw9ksP4zOKF/kfYRhq8l4K0pBbnG/jEsZnwofqeWg7wVDdie6N3hyAlL+TObYxu8lOlucDqUR@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwGDTM3auVeN6I355s9TrY3xuIjyiFvJ4784fBv7tzBJ0bU3iwL vCXqeZIgfWe3NP3+K/zbQ86fZOgPEQdTjWI3F1taSjVSv4rDUN+XNnYK+EnjBegwoQ== X-Google-Smtp-Source: AGHT+IErQG7Mz1ouIRz6G7Ju+7lxc9Je5lywo6MHH586OnifShl0klQA4qXbqFjmuK5FwF6L5MBG6w== X-Received: by 2002:a05:6402:5245:b0:5d0:f904:c23d with SMTP id 4fb4d7f45d1cf-5d10cb99b63mr10785855a12.28.1733397588183; Thu, 05 Dec 2024 03:19:48 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:12da:b0:5d1:245e:9dfb with SMTP id 4fb4d7f45d1cf-5d125050ff7ls96661a12.0.-pod-prod-04-eu; Thu, 05 Dec 2024 03:19:45 -0800 (PST) X-Received: by 2002:a17:907:7715:b0:aa6:2ad3:6258 with SMTP id a640c23a62f3a-aa62ad3645cmr150533166b.38.1733397584911; Thu, 05 Dec 2024 03:19:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397584; cv=none; d=google.com; s=arc-20240605; b=LLv01Gq4zsYYshAWqu+h6vT3mH4/kN6pNW+z772UlO2rXs2JzlfblXrWtIe9GJYer5 mutWeu1F16V304b8eTa8+5mpDy+CZMgZsRENJMUlj/dQZDUrNLjo8QaW/vQqj884FZaB nGIf3gf6kJIGIFStYMPyLrQFV3jSSLl3poK/2pTxj0X8q/3feenhEhki1EWDM51Ix7S+ uCCSjLKMAqRBTvo58NiEX85DLq5jM3I8zO+yGefZqZFEss2f9v9fPywwNqn3ixXLsRPs BA/Zv9St3LK59FnQnHI9RQf7iCMbcnyesfV/OwVV31GF0PD0hZnNIcWoUk5KOJhpVQ5p qutA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7OgnJTRYaGToVHZFCJ+TqtWqC7383KgEzRV1X5oSD68=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=X+j5t8orC8vRCCxhl0Zqx7s/SotajtOpvPBzUUjCOWQAsPBHq7Wn4IGkZDtPM4WEb2 pjpuAKhqF/1Bkjbf6Ws1WsoQWof6EzpT9wo3y61jJRnGh24PVTi/u4osEVI3aJ3vB1fT lggOVzuvWnWwv63vV3lptdy9BehD76t4aQkZEtghWTR+KMWDs+FYjfpMAgCMtpgF0+OU RcXCv5Zg9uJFg9G5GBLn8Rp1NXA0gaWdlPV3qj9fpXhUIR1NPIieDOHSfEz3NQqo5XMV UwXhBAleHObKuIb3GgQMMb19Di4WRKrcE9AykGxpM04vtnSrMq0SLpN2i0s6opGo2oUk fhmQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=C018oiDL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625e4b5b1sor59194666b.4.2024.12.05.03.19.44 for (Google Transport Security); Thu, 05 Dec 2024 03:19:44 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsadqoIxNar7x7waAz/vHllHg+hmhePgaJ4ix9Pe7MGnyvWm7d1jzPVje3qRFl slWohkiNyoTTQ0goteshtrkmc9n/vjuWIVoekNu7ipV5ApLvkxnXxPTfUfpETNkHREaN1sI812z z7tOKXpA850cSSXEBsuaHnKcD/4sz9VZ6mv/RG9RzY3odLvnvYlUoXMk5RvTZOUQ5uFda5dr+IP Oypof5/oiCs20sXcyngc7zU4s7F0Wi9DgYIg74cEXREA76SC1PBMaWZuxo0IPjybxk2mQE9Zhoz tgcML8+iKpXwD7vSOiqytfONDZGdGcQTUNXKO4WRYSg0uQ== X-Received: by 2002:a17:906:2182:b0:aa6:1c4f:4642 with SMTP id a640c23a62f3a-aa61c4f48a7mr271020466b.53.1733397583627; Thu, 05 Dec 2024 03:19:43 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:43 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 01/20] dt-bindings: clock: imx8mm: add VIDEO_PLL clocks Date: Thu, 5 Dec 2024 12:17:36 +0100 Message-ID: <20241205111939.1796244-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=C018oiDL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MM_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MM_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- Changes in v5: - New include/dt-bindings/clock/imx8mm-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 1f768b2eeb1a..102d8a6cdb55 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -16,7 +16,8 @@ #define IMX8MM_CLK_EXT4 7 #define IMX8MM_AUDIO_PLL1_REF_SEL 8 #define IMX8MM_AUDIO_PLL2_REF_SEL 9 -#define IMX8MM_VIDEO_PLL1_REF_SEL 10 +#define IMX8MM_VIDEO_PLL_REF_SEL 10 +#define IMX8MM_VIDEO_PLL1_REF_SEL IMX8MM_VIDEO_PLL_REF_SEL #define IMX8MM_DRAM_PLL_REF_SEL 11 #define IMX8MM_GPU_PLL_REF_SEL 12 #define IMX8MM_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MM_SYS_PLL3_REF_SEL 17 #define IMX8MM_AUDIO_PLL1 18 #define IMX8MM_AUDIO_PLL2 19 -#define IMX8MM_VIDEO_PLL1 20 +#define IMX8MM_VIDEO_PLL 20 +#define IMX8MM_VIDEO_PLL1 IMX8MM_VIDEO_PLL #define IMX8MM_DRAM_PLL 21 #define IMX8MM_GPU_PLL 22 #define IMX8MM_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MM_SYS_PLL3 27 #define IMX8MM_AUDIO_PLL1_BYPASS 28 #define IMX8MM_AUDIO_PLL2_BYPASS 29 -#define IMX8MM_VIDEO_PLL1_BYPASS 30 +#define IMX8MM_VIDEO_PLL_BYPASS 30 +#define IMX8MM_VIDEO_PLL1_BYPASS IMX8MM_VIDEO_PLL_BYPASS #define IMX8MM_DRAM_PLL_BYPASS 31 #define IMX8MM_GPU_PLL_BYPASS 32 #define IMX8MM_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MM_SYS_PLL3_BYPASS 37 #define IMX8MM_AUDIO_PLL1_OUT 38 #define IMX8MM_AUDIO_PLL2_OUT 39 -#define IMX8MM_VIDEO_PLL1_OUT 40 +#define IMX8MM_VIDEO_PLL_OUT 40 +#define IMX8MM_VIDEO_PLL1_OUT IMX8MM_VIDEO_PLL_OUT #define IMX8MM_DRAM_PLL_OUT 41 #define IMX8MM_GPU_PLL_OUT 42 #define IMX8MM_VPU_PLL_OUT 43 From patchwork Thu Dec 5 11:17:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3691 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 525283FA09 for ; Thu, 5 Dec 2024 12:19:48 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d0b6f3770esf453940a12.3 for ; Thu, 05 Dec 2024 03:19:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397588; cv=pass; d=google.com; s=arc-20240605; b=OWYxFB5wYl9ffm1+y2wNaBVO7PISLLceOmLq87HJlj37nVXkf67ig3wI4TDZEgcCrO +fBTRuC7Q7lgKNzfWscNa153LazTDEJjBFWx6InArzqIM+MEyjWtjxPY5qbcxujPu3Rn rmOa6QNFKhP6WgWF+ZKDLbD7rwOJQgCnEJ1Jx83EsySNMxL4SKL8plEAjafPTy0+XQE2 ba9F460NHGQPu2K9EnwMtCC/XuYCFzu2Bft7sRkKeEcLKMZYpKAlHGFPM6Phh57ub69T vl/eG7k+I4o8LyZvv8VG4iw3wjYjOonLIA4h/Q9GPaajiJ0EOszmdJxvjsz6sx4b4g3c 3qEg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dB1GAFFlqupovoUP4dF79tuY3rpKpEiFRREvlGlW0KU=; fh=q42xZBT3Rwu9rHeH2c7WYmRZ32zsvffLgrXAMNkLqp0=; b=ejYay/9R3J8sEi8xnbA2ji9fIVQ7FppmhZGGgBAkQw805KOhvOa7kXTFwVGKjJvZFd 7T0sH3smND1gixy2fxQuowvDuvQMrxxlyLG721RuWQ6v7X2S3hHl40pR8VAIe+uF7yrD CmmQgjsq8XMsQZljzBGQ5/8fTC0sIdNNTIP23To2D/nU5WYbC3QQHrYlu7BiUNKMyFY7 l4W/oTVvRpdTe/sg3tEFp9bXATY5tkT+noxkehF5okcuae6+CV2+gnlt4Mqmy3JBhSrG 6aHk7yA7fUEFmbT7ALuhRGPilqkpWGRamPncxkF8JCXFCJfslq+/JDId4Ow0k4vUyWuI pA/g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FtwTmj9C; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397588; x=1734002388; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=dB1GAFFlqupovoUP4dF79tuY3rpKpEiFRREvlGlW0KU=; b=G/8dZq/bbBDR05Se5ShKvj7mfc5UpLPc48nGhnsDm7zqZEuhH9Rwa4pb9nPaXRMclm UnBG5Mf4tLE2ptUoUelPonhfi8zUvg5z5sK1kNawpfKN+O2s6jwk7d7cGjGzU0ByKFLk I+ki0JZoHu+3gnwyTnBrewxuNf0OBsWnqc+fk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397588; x=1734002388; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=dB1GAFFlqupovoUP4dF79tuY3rpKpEiFRREvlGlW0KU=; b=ior10O7ZReXqAgUq1EqwCZpfGE56B3OyoMRvQnWa6r/djBDYrXvfECG0MCHsyVV96M +ByIObrZg8uk8nlaCHmgpMdLNSvvzHbn7ysy6Y2LM3OBhdmV1HfvqOFcSXRBf/fOq0a/ SeGYKeGT9aIMnkB2R6jSAnjpWeSt3bZq7M6/UubdwSM+DcGkYtcP0IHz4kYpLP7HqpD0 xZTGfDa2k66qHC+xnwVTvLJ0rrNg4KJBoLli1iEi5XqxS3UWDiBNpkdEc11vL9VQ2B0S zVHDukRlluSYvhnWMrLfM3DkXJwIt+mfq40ymBLGVn6JEusWhI1iWvxEHCaTjYkkjIbY K3KA== X-Forwarded-Encrypted: i=2; AJvYcCU7BcCSKDlDK2aKcEOC/qENvQXCTDqDbE6qV9dAGITf+Fg0rFckPrjuy7/NukN+p8AV4e8CGhy71Rbvd6IM@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxSadAztvSCBH1qNe90oqeHJmoMs62kn9DHZwRwGSsz0XKTGpS9 OwNW466aT5snUKlE/zOHP2L8F1DxpnO2DrDNxkDqAvCqRrsYGesDE+NAeq6Wa++dUQ== X-Google-Smtp-Source: AGHT+IHvsEQKzXSPgKWXfSbAz6Dkw+JvJsVu6Lk7Da0eZfLhu0EcY59jRbfJfbMRdU8IPlP6GchytQ== X-Received: by 2002:a05:6402:210c:b0:5d2:7456:9812 with SMTP id 4fb4d7f45d1cf-5d274569a52mr753715a12.22.1733397587756; Thu, 05 Dec 2024 03:19:47 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:146:b0:5d0:b549:b21 with SMTP id 4fb4d7f45d1cf-5d125006cc1ls40546a12.0.-pod-prod-09-eu; Thu, 05 Dec 2024 03:19:46 -0800 (PST) X-Received: by 2002:a05:6402:3588:b0:5d2:60d9:a2ae with SMTP id 4fb4d7f45d1cf-5d260d9a42bmr1453884a12.33.1733397585717; Thu, 05 Dec 2024 03:19:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397585; cv=none; d=google.com; s=arc-20240605; b=VVc7hzVn9CoS0NTGaGvP8eGbC9POxFcU6ARIgIg/uRkQO/vXR9BaQ1Eui0PlxoEzug sOQyo5Jhp+vViNNVEfVP7AAk7ZbdALCNEJbpAva0K2T/SY8YGF/IRzXLYCID6qCy0A8x JvVGKcikQtBF526vx7TtwgksAEYk1TvX2aDbOr/Z+zZXzk4dUcAR+g1LgUoqwm+GKBvO M6kIRMhIIpd0yiEzwzKRoXKF5A5cmkE8h/MlJ7hMtKxeoG+LxY7KRS+n2YNUVXWddKUP JylRC+by8Txra2BmzB0lPgokYYlbK9v7SZqxc+FgA9TJyWvkzecHp8W8cboRgWEizbbs Q4EQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=EAnbzsH4JB1UEBb7hAPlEelpx1EvSAhT4prYYw1voPg=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=kBwuEY5bAD/4lnLX00BGMl1PKGlOpIKkXmpEXSfOzuN3CNXVmMqTnEudEudTa/PgWX ZZZRDoUjAJh3lgD6t6BkX+qwk4iFtJv0o6tw6OZXQB4OvMkQftZodIIZaEQgqd4Vky7G Jyvldl0BZEm6F8RNhuLMDmKUXO9TkkKKbEgDFcbwc7o4V69/g7/UEmOvovXrgK5quiwn Xli+MAkBxP4tFJq5q61FR7TeNFYGgliK+J4Y4BmzuYKiQ3RtF3TyeJ4Aa5scymEiWdlW 17CmNjLAK8svVN5RJ+WLDBxrB+0w+wEnYiX0IPKqtNlN4tOykk7RTVRb3eG6U5i2HsPZ OJYg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FtwTmj9C; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa6260b6f2asor47420466b.16.2024.12.05.03.19.45 for (Google Transport Security); Thu, 05 Dec 2024 03:19:45 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuUxKKrsjCbMQ04pbSuYUmvfa8TiTun8Y/3vlNb+aEh+68S9+gWewwQc4FEYOt 9NkD0hu9tCrj65NiNFGsz5jmDoQxn7ECtQQ61ULfgFLSW+l29+esC1hLFe65XINptx1Zl9Jink1 KbTUG/4FUaJtZHSaw7JDO3OpA/PQ0ATHiS1wexTRWLeVCNzeQ1zIkRuicbR4lMGHuGErtmnRrDe h3vxaRSAJq8xECsi+i3ow5JEVfdxniO1qdCAAIvT2S9KOCx8KCgmdhK7B2CaARhmQy/PFE/fn6M uFWF0yBosIQTGUFMptvb413oAsjirpyw5p7eZ3TzRtWnxQ== X-Received: by 2002:a17:906:311b:b0:aa5:3999:4ac9 with SMTP id a640c23a62f3a-aa5f7ccd7f7mr789021566b.2.1733397585222; Thu, 05 Dec 2024 03:19:45 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:44 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 02/20] clk: imx8mm: rename video_pll1 to video_pll Date: Thu, 5 Dec 2024 12:17:37 +0100 Message-ID: <20241205111939.1796244-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=FtwTmj9C; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mm.c | 102 +++++++++++++++++------------------ 1 file changed, 51 insertions(+), 51 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 342049b847b9..8a1fc7e17ba2 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -28,7 +28,7 @@ static u32 share_count_nand; static const char *pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char *audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char *audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char *video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char *video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char *gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char *vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -42,22 +42,22 @@ static const char *imx8mm_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m static const char * const imx8mm_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; static const char *imx8mm_m4_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "sys_pll1_266m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_vpu_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "vpu_pll_out", }; static const char *imx8mm_gpu3d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "sys_pll1_100m",}; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "sys_pll1_100m",}; static const char *imx8mm_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; @@ -72,28 +72,28 @@ static const char *imx8mm_disp_apb_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pl "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", }; static const char *imx8mm_disp_rtrm_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "clk_ext2", "clk_ext3", }; + "audio_pll1_out", "video_pll_out", "clk_ext2", "clk_ext3", }; static const char *imx8mm_usb_bus_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; static const char *imx8mm_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_apb_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll2_200m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_dram_alt_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll1_100m", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll1_out", "sys_pll1_266m", }; @@ -108,10 +108,10 @@ static const char *imx8mm_vpu_g2_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll1_8 "sys_pll1_100m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", }; static const char *imx8mm_disp_dtrc_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_disp_dc8000_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_pcie1_ctrl_sels[] = {"osc_24m", "sys_pll2_250m", "sys_pll2_200m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll2_333m", "sys_pll3_out", }; @@ -122,47 +122,47 @@ static const char *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_p static const char *imx8mm_pcie1_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; -static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char *imx8mm_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; + "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; static const char *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll1_out", }; + "clk_ext3", "clk_ext4", "video_pll_out", }; static const char *imx8mm_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_500m", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", - "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll1_out", }; + "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; static const char *imx8mm_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; @@ -174,16 +174,16 @@ static const char *imx8mm_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1 "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", "sys_pll2_100m", "sys_pll3_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; @@ -213,19 +213,19 @@ static const char *imx8mm_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1 "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; static const char *imx8mm_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", "sys_pll1_40m", - "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; + "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char *imx8mm_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; @@ -234,31 +234,31 @@ static const char *imx8mm_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "vpu_pll_ou "sys_pll1_266m", "sys_pll2_500m", "sys_pll1_100m", }; static const char *imx8mm_dsi_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_phy_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_dbi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_csi1_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; static const char *imx8mm_csi2_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; @@ -286,9 +286,9 @@ static const char *imx8mm_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", } static const char *imx8mm_clko1_sels[] = {"osc_24m", "sys_pll1_800m", "dummy", "sys_pll1_200m", "audio_pll2_out", "sys_pll2_500m", "vpu_pll", "sys_pll1_80m", }; static const char *imx8mm_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll2_166m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", "osc_32k", }; + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -327,7 +327,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MM_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MM_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -336,7 +336,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); hws[IMX8MM_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MM_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); + hws[IMX8MM_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MM_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MM_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); hws[IMX8MM_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", base + 0x74, &imx_1416x_pll); @@ -348,7 +348,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL bypass out */ hws[IMX8MM_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MM_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MM_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -358,7 +358,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL out gate */ hws[IMX8MM_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); hws[IMX8MM_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MM_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); + hws[IMX8MM_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); hws[IMX8MM_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MM_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); hws[IMX8MM_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11); From patchwork Thu Dec 5 11:17:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3693 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 324AF42D3A for ; Thu, 5 Dec 2024 12:19:49 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0c06ca986sf1056584a12.1 for ; Thu, 05 Dec 2024 03:19:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397589; cv=pass; d=google.com; s=arc-20240605; b=VDSaS7tSZFmx2lrz/fvqCyhopivQ0a4QcbcBMPplmjgf1KH4AMqhvFx55iz3gQWz5t z+Yy3DXzca7uHXnlVZ2tzOL8/viDwKazenUIo9n1HG9dH+15ap0od1fwjcVcSWprrTAw DlWKnj1YuybEiSnf1tHU0/A23iNaJVEFlC/PIlKEmbwNIc09MRW2iM2rVvkmMI/GxdC8 Ae+aNGlRJHFY23grRYDejiGnJtCsD6+c171vQe5axr+Cq/0ZOHFaid1DKlKsuafh3QVs V8tZWjVep4KJI8BVnW3rfk2jNBHKHl6GCdyndm/G3iN89sD4bevW38tr9Wl4L2npQ7bw 1n3A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=k13jkdZWAPqKY9RLBUVMyULzjFOIRwdAoO6QdzsgsrE=; fh=jmEYpwK3EVDmMbXf2WPmpLBoVkYJe8WF4DegDqkpXj8=; b=b2nz3UMIm5sPm3tj+scTxfIu+tltFDFSVPOF1lfLJ9P/2LcV8ksqGW9330MHibenkf 5oiq0hyqhL2MUpEs7nV8QMbaB1Pt5CVNqUiMcmslT1RDbahAR7wCYs/IxXFYDpT59uuh +L2CI2aVopDeI/LFGM9tcgUUNnp2sme3msV+iaNqEz9XJZPE3Q9NBROWHiKeNYOWpQ17 0sd8p2bjz9gcGXepbkUzxIt88zgIrfhLE8opL1pFCKFIyQ63/M4CeCxR8xdeo7dKp83G Is4IJDPn/bhWBr4zk6Tzba2CtOlLqIIcJYkooBpskEPp3dPrrxlH7fPZm3vjXhGnmMgT TTVQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BApF542n; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397589; x=1734002389; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=k13jkdZWAPqKY9RLBUVMyULzjFOIRwdAoO6QdzsgsrE=; b=hHkykjvAB9Qy7/L8+eiLMAdrpbyzCFSfTLnwyGl7nAhbMLrK/v5s9W2ZVi9SMnvwBr 8zyBV487AzHtfMtTQan43EuRUK1o4AsH8NfbE2jn7LYVbCgLTRH15onkTFi/D8ipVdXb qTg/Ba/2sAEm2rS0njPdCuQNPTktfpKcSrDMQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397589; x=1734002389; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=k13jkdZWAPqKY9RLBUVMyULzjFOIRwdAoO6QdzsgsrE=; b=YEBv4X+YrFNmHefWqISHXf8chbhsUVVll5+SH8TfhLWfPM0WkTb4VyicfEm62DOGC3 tdOd8DIB+SNb2D9YT/wJhk27dNn292iyV8LtqHd107VG2u+QBPGEtOtzkgLWbRo23tFa mIzQoW6wDBJeoof7TIpZDthRR6BF3SNT1wPePLqgcEn8P0tGSzQCkZ5weKeYu17ks1g6 I5ipB03grfcgSfKr1RabhMNtXTXGUfl2MeS9Cz5CxarrxZuTHBaWMqZibAjouwMHOA4G glnA4wRQbnkszz4fscKladX8OiK1YRvtFLqNkn4rxMQ55cJ0TkMGhrqjAvov3hYd9dYO fGww== X-Forwarded-Encrypted: i=2; AJvYcCXtd7HsWDQO9TlONkGQ50j48gEb1dbx3l8+Yz/sqMxhHY0yeAFoAU8rmrSUXdeyq/0Il2Xp8CK/zW6RoSL9@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yzdki1d7pbwmLcOK32cLwYJkGdJua/HTxry6lSKhGEEX4ivMGW5 0dev+F6lQKTEpkIKlRLKaIrgma0Qj9695k6YiahWaVFcBvCiBhGMOQdAPURZ5gN+pA== X-Google-Smtp-Source: AGHT+IFYpzq/PRtfB7kHIVkAsMS3H5yhUsR8Ix2W5ztKmpmxNeNvi3qpyRNoj79c7u+u179dmaqbvw== X-Received: by 2002:a05:6402:268c:b0:5d2:723c:a559 with SMTP id 4fb4d7f45d1cf-5d2723ca98dmr1354033a12.10.1733397588856; Thu, 05 Dec 2024 03:19:48 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:7c1:b0:5ce:c9e0:aeb2 with SMTP id 4fb4d7f45d1cf-5d1251ef07cls79230a12.1.-pod-prod-04-eu; Thu, 05 Dec 2024 03:19:47 -0800 (PST) X-Received: by 2002:a17:906:319b:b0:aa6:1e47:f10e with SMTP id a640c23a62f3a-aa61e47f7ddmr305158366b.12.1733397586957; Thu, 05 Dec 2024 03:19:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397586; cv=none; d=google.com; s=arc-20240605; b=YLmnPivR7BKbRHWWbXlCrcDvzHzHWHOddTvfJOKnKiW5Vq+YyXPsOUhYwZfG+f0fCa GUIPYn/FQsMOs2lb3i3H9O6MWM9kDdHycnSOgusl4ZreJdvxYjs+Gl9m7T0vaoYEzC1G p2AMIV9Iz6Sf6sWiaLHGGjx8NWwuCfhZTlOsdMKsPqPtGDEHxWiDy+1+atZ4HMyQ7lJy G3S44c3sYi7A4936e04ec2e2ryEwxmxUjxv0uOTCU0kfmTepgDTP7KDahLkwGpaVBkBD 5k1vLiC+F7AoUboLcSPuFweCh1AuKpAIMmQz3kMgtxboDUzHk+Ts84m4r/m8rgq2W4xc fkBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=lfJsRcPD/8EPzi0YLbSU3Cc8teD2P8WEd5mYwYdJZ8c=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=FE0VC/jfHQur70HwnpWLazypP6DZF+YRLLjVeYfCZtCcJAunprLSqtknvTRnKNI7qf sEaBQq6vDQCusg+6842y8kMEYwUJAzgDlJ3joZZUeNniTLQF2GId2mYYdxrx1HM27zaZ vY3vmVD09r3RgUyC7KX1PmYlAB0Kp5otpS33ZnQKg31wEI4pSke+gNW3UZ1AcjQW0gLo dkRPPqNU11f9C6ry2ofmIXcQ3bDNyalbUDQ9Apmp+eHZAOJbh63Bwf4zWll5fg8fGPxH JX+UFG1rlayo9G0PHrrLR7J47ElGz3hPH66J5A7fYF1EzogK+9Tnj4xy4K481V+tGMNY HOnw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BApF542n; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625eeeb05sor50086566b.9.2024.12.05.03.19.46 for (Google Transport Security); Thu, 05 Dec 2024 03:19:46 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuVbkq+2vrFwjQgHuEQPUjLyanGFnf7XFvh1+cxzFf8b17Nm6GS19mP2lazTqS LKytqtWEqbP150h+BsXzeQhykNX7hOWV6fkSaKYFqcOGsnX0cJPPHika94x7JBwLGteQN1323qK WnuzZi24SQFbaZNiz4QkGbY4RWSihGf8lQcdxuyH96uMGoqi3HS1hnrwlU7oDq/pg6pVfQx1yHr wsB6NP+Y8UVmlXbeOXhzzLISOnbi3yTEmfu/i9l2XKh8cHyO6WTWaBrouAxgdOLENtF9+jGbOUT gKikJQMETUQ4yT7G4+1YZuoy/Rwr/pY8il12hN0BYbllqg== X-Received: by 2002:a17:906:1da1:b0:a99:3c32:b538 with SMTP id a640c23a62f3a-aa5f7ecdd96mr850956766b.42.1733397586585; Thu, 05 Dec 2024 03:19:46 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:46 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 03/20] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Thu, 5 Dec 2024 12:17:38 +0100 Message-ID: <20241205111939.1796244-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=BApF542n; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 From patchwork Thu Dec 5 11:17:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3694 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f71.google.com (mail-wm1-f71.google.com [209.85.128.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 43DD43FA09 for ; Thu, 5 Dec 2024 12:19:52 +0100 (CET) Received: by mail-wm1-f71.google.com with SMTP id 5b1f17b1804b1-4349d895ef8sf7769435e9.0 for ; Thu, 05 Dec 2024 03:19:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397592; cv=pass; d=google.com; s=arc-20240605; b=VfKYr1lQzcFfxuDK40WM5wv+xxKFBaTVLOAGru+p+BBD2CnltwAeP0HwlKo41iAFL0 synOKZ9wVZI9beFhA8mDLEToIW2dr/S6Kx4QyN1WEXud0RZTFKPVL8lpHvrZchuqfJkO bw7QvSU4E8pAK/775J5p7/vHxZVFnvzBbYG6G8cKAWda+RNd8kYMHXQOcL60tZWbLWWV P69ezfALyh/i5lH+hHrUp5ybhcjKicjLzfz9e+HXxl/sSS+dGD21Cl7dtn+XYeFOnm0m R4/qEEvnTbGVtbpPCJL67OJgJo3wtD6gobvHUQDPP1Y6VEiSbXqn8qqhpoDoGNtS0nhI PO1Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=fq7ZjtYV+UEPm8YwnYhbAwcV39aY97cSat1/ECpwTlk=; fh=VhybXtLjf0y4JudnfkkIyHJsEvqAmpRlNMlpkwNI30g=; b=fk5bJHajrqPvNHPCpXrL0w6fLqDJF2J5y4U67/8XsgJq5GReMSSgy1nDq8IbfVXhZm BrgLHsEuMwOKfdzgabyNd4kjfcQ7F7DWzqGj+icvxwhli7Oyq6pPuyz6R0+CkiltL0Gz Ui6iC11tv76S1NymbyJ8IazzV5mT8XGbYKtQeNnqnyZAbSH6IXcf9qFEmbE+JAigN3iN 68jU7vAuJfaobckW3GrBTZrLiplALIHU/gcg+evjKYHRqhbbyk8Ll9MT4033YAv7jW3D 0g98JXVj1AQhE7d32rasITWMmr39GquhmQAt/VaPj8210j2q7jZgtinaXAbdsbGLDZ6U fvSQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YRXlIAMY; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397592; x=1734002392; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=fq7ZjtYV+UEPm8YwnYhbAwcV39aY97cSat1/ECpwTlk=; b=ClVyiY2mvJEwXeQjnzI1wKuR3l7iaawMr78gSqTRHwA646gluZrJpIWf6mrbYwr1zy KycJUZkCgSXCGp7CjepLPU+d9xZGSAW+OQ9T1Jr3p1agJJuBkTktwb2XBUrzOgGfK5h8 R0lAsLmrc6C2c+n1EyuHiWdTV6NDwAKmlhp9c= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397592; x=1734002392; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=fq7ZjtYV+UEPm8YwnYhbAwcV39aY97cSat1/ECpwTlk=; b=G5mT+cVU/trIjucqQ2JAHsTN/JLvC5RJzVXzZXgiTyWMBAT7yOUQNpHftfzPa8ZJCE dyBuTgMyKxJjC57T1hTRwDHf1yOBDV2XaouiGBXYjDZNwQZpyRJGKICGN5rjBUyGrRe6 34op1d5zO3GHPv6mbN6d9Mfb8qYt6k2h9php8qP0q9yUUWcKPjn91n/dkmG9yEJUiLb1 LEeXd8tJDDJP0yv1/2geUnOb9QpR5Uq+vaQ6FkheNBmtq+mX0oGeSA5k+I8DWbZn1eW7 PY8i/tuPGmqyo0j+yAvBju/eNuDsT2ZaBfbNuWxx+wSnduabWNL+7XvLI+Q/tvoU1Cyu Qq9Q== X-Forwarded-Encrypted: i=2; AJvYcCVr7bVkt23ZK1HsZN91O8b3jHQj9iyZLQOz1+93aSdOyZpPgCB2Ajj4bXeWZYnZDTTy07G7+ccKu8xIWRpW@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyFLFA/7zcxlzZpCZk4IE3oYGSMORZOVTVDfLnVMTuFQp2OBZ29 4fUjR5MnK/fZFfedZU/6LMrH56MLIl5HZ5lQllyBcnW1h4O/9qozkZJqDc0Lh/387w== X-Google-Smtp-Source: AGHT+IF4s9EwDO2GieuRTN9S7xEeYyBPVv1W7xS55OC5bQtJMpJ/HGEd4Uj/EYbLHX5Z3MbTXSKNsg== X-Received: by 2002:a05:600c:3591:b0:431:4f29:9539 with SMTP id 5b1f17b1804b1-434d0a28714mr86656825e9.32.1733397590404; Thu, 05 Dec 2024 03:19:50 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:600c:5802:b0:434:a059:b74e with SMTP id 5b1f17b1804b1-434d9626622ls6551615e9.2.-pod-prod-05-eu; Thu, 05 Dec 2024 03:19:49 -0800 (PST) X-Received: by 2002:a05:6000:1fa7:b0:386:256c:8e59 with SMTP id ffacd0b85a97d-386256c8f60mr1764712f8f.3.1733397588571; Thu, 05 Dec 2024 03:19:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397588; cv=none; d=google.com; s=arc-20240605; b=LsRHePlnY/CnD7KMhZkSknoMSJ6HlKVasmDy+4g5eBv6pSVUi+ei1aZyK7G4YOddkP zAMUv4zfjwyQLWMe7R4wxf8NI5QLz6y6STs1Qv3bpmsFgLBIgvilZuxOeirllKJ2phnj 8XMoWFRZwA9STKp//1cCQxlYRl+Ad2L72uTtLouwedXzcRCNMxPMYlz8rYqR9UhLvt20 3nCA0RsAJWIdiH7IvpU796hEwoTpUjCUuF3mIYqirlA7RmQFi4j7fXDDrQGFjUzU2TeW PABVJF4wb8NjMFJNhdjXc2o9zn9rs6ts+h+nrMtThEnKbE3uD0NWavSGSmmw1EfBOtSn Sc6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=GlS0IYgGNNfWDOaySyLyrso8T5CXF+vhhXwTj7JaVfs=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=Y5X6uOXDV2IHAKsIG9Dvob5N9Zmf2ki+K7xefJG1Kt3xUb+4ClZDU9jE7Buevv9Wec KeWEwf16Qq/70tz7clgKN/p6ZzP4JxP5gG6MEApOVkhNKMjrmGPU3kjuwRWUp65FatsC U+x1krXDLU1ZjOq5Cd966cr2xEOddYE+vMHjgsw22AB4OAufY9r0LworoaGK/7ncrpnR foJwLzb6mlD1Ei2Y49vR6bQmkHCrdRHjX9pzejZT9PYBnsMxVSiQBVFFENJI/hu1gd9U mDwr4eeS2TKT9GeaL1ihPkz91LcCEiSFNMOXo9b1PERCZOo3gWbQ1T5WjiKD7ImIKji6 KNZQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YRXlIAMY; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625c6d3e8sor52191166b.0.2024.12.05.03.19.48 for (Google Transport Security); Thu, 05 Dec 2024 03:19:48 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncv8uBjoq5oTaL9nYzBQciExhTeQj50JcMDptJSVbOg19AJdnkavn1SfTE57YP+ zdUXrzWlGU+4ZpEUjqoXZ56DfvdMQGKPAtLQo9Cpk4DXACVWDsVtfBfJV5VQKi2fBlClQeNGple qe3xKGhrCtEpi25AtvNZjxGr6S3EAchWC9IeaiV5NYMgoif93Wz09wSO3dLktqQObRmtdarwaVL dQvutIbqovtE1XvG4UJSsuBXFO5d1XDNkAWl5oK4MYGObxGE3qH1TXq/8iXXlDRZfI1qvlLI4O9 ssadIoV5Bbk5m9pxUqHCjlP41QiwD+kFdKG5AFfEtb0fsBEEgg== X-Received: by 2002:a05:6402:1d4f:b0:5d0:c697:1f02 with SMTP id 4fb4d7f45d1cf-5d10cb5c701mr14573063a12.17.1733397588060; Thu, 05 Dec 2024 03:19:48 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:47 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 04/20] clk: imx8mp: rename video_pll1 to video_pll Date: Thu, 5 Dec 2024 12:17:39 +0100 Message-ID: <20241205111939.1796244-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=YRXlIAMY; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mp.c | 118 +++++++++++++++++------------------ 1 file changed, 59 insertions(+), 59 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 516dbd170c8a..e96460534e7d 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -23,7 +23,7 @@ static u32 share_count_audio; static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -40,27 +40,27 @@ static const char * const imx8mp_a53_core_sels[] = {"arm_a53_div", "arm_pll_out" static const char * const imx8mp_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "vpu_pll_out", "sys_pll1_800m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_ml_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_shader_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_audio_axi_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_hsio_axi_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", @@ -72,11 +72,11 @@ static const char * const imx8mp_media_isp_sels[] = {"osc_24m", "sys_pll2_1000m" static const char * const imx8mp_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; + "video_pll_out", "sys_pll1_100m",}; static const char * const imx8mp_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", @@ -96,35 +96,35 @@ static const char * const imx8mp_media_apb_sels[] = {"osc_24m", "sys_pll2_125m", static const char * const imx8mp_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_io_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll2_166m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_mipi_dsi_esc_rx_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", @@ -159,56 +159,56 @@ static const char * const imx8mp_pcie_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_160m", "sys_pll1_200m", }; static const char * const imx8mp_i2c5_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c6_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; static const char * const imx8mp_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_enet_qos_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_qos_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_phy_ref_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", - "sys_pll2_250m", "video_pll1_out", }; + "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mp_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", @@ -223,19 +223,19 @@ static const char * const imx8mp_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "s "audio_pll2_out", "sys_pll1_100m", }; static const char * const imx8mp_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", @@ -276,42 +276,42 @@ static const char * const imx8mp_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "s static const char * const imx8mp_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_gpt4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt5_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", @@ -328,19 +328,19 @@ static const char * const imx8mp_ipp_do_clko1_sels[] = {"osc_24m", "sys_pll1_800 static const char * const imx8mp_ipp_do_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll1_166m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "osc_32k" }; + "video_pll_out", "osc_32k" }; static const char * const imx8mp_hdmi_fdcc_tst_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mp_hdmi_24m_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_hdmi_ref_266m_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll1_266m", "sys_pll2_200m", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", @@ -349,26 +349,26 @@ static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "s static const char * const imx8mp_media_cam1_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_mipi_phy1_ref_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; -static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", +static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; static const char * const imx8mp_media_cam2_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_ldb_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_memrepair_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", @@ -392,12 +392,12 @@ static const char * const imx8mp_vpu_vc8000e_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll3_out", "audio_pll1_out", }; static const char * const imx8mp_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; -static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -440,7 +440,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", anatop_base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", anatop_base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MP_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MP_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", anatop_base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", anatop_base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", anatop_base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -451,7 +451,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", anatop_base, &imx_1443x_pll); hws[IMX8MP_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", anatop_base + 0x14, &imx_1443x_pll); - hws[IMX8MP_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", anatop_base + 0x28, &imx_1443x_pll); + hws[IMX8MP_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", anatop_base + 0x28, &imx_1443x_pll); hws[IMX8MP_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", anatop_base + 0x50, &imx_1443x_dram_pll); hws[IMX8MP_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", anatop_base + 0x64, &imx_1416x_pll); hws[IMX8MP_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", anatop_base + 0x74, &imx_1416x_pll); @@ -462,7 +462,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", anatop_base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", anatop_base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MP_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", anatop_base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MP_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", anatop_base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", anatop_base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", anatop_base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", anatop_base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -473,7 +473,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", anatop_base, 13); hws[IMX8MP_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", anatop_base + 0x14, 13); - hws[IMX8MP_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", anatop_base + 0x28, 13); + hws[IMX8MP_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", anatop_base + 0x28, 13); hws[IMX8MP_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", anatop_base + 0x50, 13); hws[IMX8MP_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", anatop_base + 0x64, 11); hws[IMX8MP_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", anatop_base + 0x74, 11); From patchwork Thu Dec 5 11:17:40 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3695 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 8F91D40D6D for ; Thu, 5 Dec 2024 12:19:52 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0c64ce365sf1060866a12.0 for ; Thu, 05 Dec 2024 03:19:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397592; cv=pass; d=google.com; s=arc-20240605; b=GvtoJzVeErzVM7MN6KKy7hLrwTq/9SMw3N/N3xtgo4Y1ZfEawMd1pnT367TCFDP3ey VBxrAGs7kc2AxqnK+dTCiio0VeuDtb/gOR3l5fjU/IstIe6iHD2313+IVeIISZ0NqPGX XV4/nJ/wDmHoNNXWQrx6QRmsiuUiGLJ2s10jQxvtJOV/2UNdDKiEE7DxrRMHYcaJdcVD 8dszaQsZTiy5mqFRqSdfQ+NK9+6/OI2ZeF1yovR1aiiXCQzYkPan1uEQc96cAy598Y6r 02rrHX/u1luUiMijde75K2wLQAf3LehSnHRv0RQ3fs8urL5F8z8RHGfEcYXCJTwSg5Mz BWCw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9nymctVnRnHCu5CRrnFkZHVAgvnSvAfadZqxW1dNbng=; fh=xPqG4aLm+ZjVJ8fZPhX0HAV2oJrxHt8CCkxciLrl0wI=; b=HpPnOUOMsKMllAcnPaeE2wHlgpC7fNo2xCzT1TMEi5GdFw+uGPleNOs7u/4R41RXQN mUly44bzHyVQoxLheiVWdmbGBC/3Rec8BzqdmsxHLE9shO9phdXo6hIjhY3MZ8aQPuSB C9Cdbjg0NbFRbOhMFAOmFZIAr0iVp+bnZiJMIEa9JlHsoqZ2RHPJXZsJzD+vWNm3//UI g+tbFMQZVofTDV4RYZUPC5RjqSoriXViI+H7GvlCjBl1lm99TAmaSC9rYTNxx5W1EaKx Ix0uz3OrN/FGJDAYdOrWXi/4VKzHL2ynPeuG75xO4TKKxkIIEYiZVu+r82NRFQJUqWke 1qMA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=o1BYqXpg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397592; x=1734002392; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=9nymctVnRnHCu5CRrnFkZHVAgvnSvAfadZqxW1dNbng=; b=iCpX1MBtkvMZU5noTI4q/cuJR/GKQjmlBNFrW6REweo4q10jGCPNPcTFOjjib6Owe8 a3pNRddL5zm/8W5Pn4NKHV5jPKZfP2iIvBdeNj2OnaToo4wo5lZ2iDt9BCN2EEhoAcDm NSVX3KVcf9lzzea19rbDhegB2pSTO2goXQq7g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397592; x=1734002392; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=9nymctVnRnHCu5CRrnFkZHVAgvnSvAfadZqxW1dNbng=; b=kseAUNXLQjArOR6XF/NAJH1nMnI8p2nQbOrv6b2hsUk4vmsp2Mnsv9S5Lnn9yWBVCa 0wIApKwPOrRIAZv+1NPgvE2akNN2ZXkPzMpGYPljVwmQ9BS45iMm6KkZybvE9vkjyQyl cK8OWXJnidpAppM2gcuLuvmPhQXeAJaAGDY5ezpsN2NI6pCcdQujfsrnhhhNDxKoG2d7 3LmEL1zBR9R41Pik18FFJEuM53OgMN9jaBZ/C7dZDQjsLOl9Vpm/GW5P0HiDfuVQwH0b mtaRpe9GlMoa+KUo0aq8NufGRG8kljsNgiAzEIhyf/wDzDBBxxRxQ5WO/+hrbcj4/M3L LAPw== X-Forwarded-Encrypted: i=2; AJvYcCVEFGi2fNVu/WGrNUcMGn1hvuYBr5nA3BPdrtgsGvgfUfZPxmKVdRgtrFaYPR4q96MX6JU01hSMRT06MGvY@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyI67mNDVwO3B49BchwVkKpnUw4qVUPMoCW+FSorWavGPh6SeeJ kiEzFkVxc6P3HGVlGCvqXkONOjydNtTEM+heJ0bb17lWbHHdPzVBlHHn4ZcGIQnKRg== X-Google-Smtp-Source: AGHT+IHltCiDgadAHuu7/onmub3BR1qsybVgLcZbgT6Q1phOlgq2Ov7GzP4S1LyOpv23qMCi+bDnfQ== X-Received: by 2002:a05:6402:13d0:b0:5d0:c098:5b with SMTP id 4fb4d7f45d1cf-5d10cb5bf42mr8536909a12.19.1733397592177; Thu, 05 Dec 2024 03:19:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:12da:b0:5d1:245e:9dfb with SMTP id 4fb4d7f45d1cf-5d125050ff7ls96800a12.0.-pod-prod-04-eu; Thu, 05 Dec 2024 03:19:50 -0800 (PST) X-Received: by 2002:a17:906:3090:b0:aa5:1757:bdd3 with SMTP id a640c23a62f3a-aa5f7d1fb8dmr896611466b.20.1733397590429; Thu, 05 Dec 2024 03:19:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397590; cv=none; d=google.com; s=arc-20240605; b=SlIpWhGnghi8bNVT3S08KcmgmpjRZkrGIMDRHLdPbIIf2NMOfE4qALdVytXOSTc9kb Is20zmU+VoC+ZIuM9XCAy9NHERwAaX4j0+I/iF3adBYvQ3RmARgEz2NztWlEPLszK2qq CTQUezqWrNZj4pHlitf9dUGHNaUt2nZIFreY+97i1RXN6o4sPI4uBGbqdEuB2uOUMesj d+14/OiTGVYHfNAWh/XTqirVMa0lxJ5v5gL+BZ7RJCrDSZEBHacpvcPbuwCPNZdOTway Dke0rBmkjkB7qpOelUJNG4AAT/De1Nv5yCscfyJjgQrMRN9v9wu/ARXIwV+smfHbXfpc 8iHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JiY/U6wqtKU6IpvnYGmb6LinIE6E3Eav1zsujKOZRDc=; fh=TcT5mq+DOC99WOQKF/pyM5BqA4EvWwQBAkqh1EN56Eg=; b=an83NZMYbr5pATRZ1K/NpWd/TpR5JGIwV9JNC4lejmMYpkGmT2+wwXPAUG9i6Wzq/E g9Xkyli+OzCg7349BIuIxUrUD80mMkHcLg/WRFc81xY7vB4kvZROVZ54Pvq1ia8+NUVG Ue8XpRG0IS0nAka8BMzClMrJrcDyOB+W7jB6/3LQaghjFkLLyl35HYE2e373p24GmLGs 23qDU56pzH7slGEE10rJ5K6BcQl34OOu4eIQRZcjApF6zXiUx9x963I1BxX295PHgXSy edR/5kgAEs84II55lJI3/f+ZgUs81ZqyPrGelvoSDVQEyYJ3PGU0fQTb+d5KA+3BXIaG /ScA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=o1BYqXpg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa626019c87sor69207466b.15.2024.12.05.03.19.50 for (Google Transport Security); Thu, 05 Dec 2024 03:19:50 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuZ2ZyDqPvcfmPlSbEBPre2jy9HHDSX402zu8wJwCvfBCrXeT7N8edJGUxg18z DYlHeaR5qHZPt5dM1ATJRH7dv8NkZPn4HjCMoaFyTyfor+ano5dEbErXOZtclfadGS0JLR5PnUP JekZtQR2n0LKaYK6BTRNaRZlbNIPrvl2FBxGaH7FZbJ9Y6QrxlZC7SdgucFDL3izjYgt9/0hxvG jyeo9HkXt/an8Ft/52AwXxpyc8l8o/szB+mZao5ItUiufQ9LNPF3NVEjU34Vo+NKLBYBYNS4aJt khsn8jwWvLDw6MsmamkuTTttFH41mNMzqCAX0l651q4CvQ== X-Received: by 2002:a17:906:328d:b0:aa5:46e7:4baa with SMTP id a640c23a62f3a-aa5f7cc1bb2mr781689466b.7.1733397590083; Thu, 05 Dec 2024 03:19:50 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:49 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 05/20] dt-bindings: clock: imx8m-anatop: define clocks/clock-names Date: Thu, 5 Dec 2024 12:17:40 +0100 Message-ID: <20241205111939.1796244-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=o1BYqXpg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Define clocks and clock-names properties of the anatop device node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New .../bindings/clock/fsl,imx8m-anatop.yaml | 53 ++++++++++++++++++- 1 file changed, 52 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml index bbd22e95b319..f439b0a94ce2 100644 --- a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml +++ b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml @@ -30,22 +30,73 @@ properties: interrupts: maxItems: 1 + clocks: + minItems: 2 + maxItems: 3 + + clock-names: + minItems: 2 + maxItems: 3 + '#clock-cells': const: 1 required: - compatible - reg + - clocks + - clock-names - '#clock-cells' +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx8mq-anatop + then: + properties: + clocks: + items: + - description: 32k osc + - description: 25m osc + - description: 27m osc + clock-names: + items: + - const: ckil + - const: osc_25m + - const: osc_27m + else: + properties: + clocks: + items: + - description: 32k osc + - description: 24m osc + + clock-names: + items: + - const: osc_32k + - const: osc_24m + additionalProperties: false examples: - | - anatop: clock-controller@30360000 { + clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; + }; + + - | + clock-controller@30360000 { + compatible = "fsl,imx8mq-anatop"; + reg = <0x30360000 0x10000>; + #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; ... From patchwork Thu Dec 5 11:17:41 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3696 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f69.google.com (mail-ej1-f69.google.com [209.85.218.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A47263FA09 for ; Thu, 5 Dec 2024 12:19:54 +0100 (CET) Received: by mail-ej1-f69.google.com with SMTP id a640c23a62f3a-aa52b4b6962sf49686466b.2 for ; Thu, 05 Dec 2024 03:19:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397594; cv=pass; d=google.com; s=arc-20240605; b=LttxRNd8oD2iptJ5T6RI7EpTcQ+K5jeLV3l/CxeKJiCUm4YeYMzHu5RpouYVWWtScK k1TbOCx1LdTHnR3H07UMvb6Dt/Bo4hJMjj8FQAA6ebhFUtz9nGzY9HdP9R6OUoV096Ub 6a/y7cDyqKNLMREl1gnkx89gNp8dexc5/ndZEGVfVHURwIGwbsVBDwh24wUmf0MCBBTj gW809HJ/uCinq0FvUjmsoPgP0a80YngpfRWN9M9A06JNGn/mikuKOImc5u6B3qE2GBsP YDSd8lwglglSGCbReHvqkGSsiVMcfRd48Lgi7DmuIcRgsFrH0lSI1mtrpDUxFI1xWnj6 8GdA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; fh=K+x+oc6rTFQuE3fXNCuDh69gmOv9qRBq1QaWGWw7RPE=; b=PVVP783/iTSR0vJsLIYNnfAqUJQo0z9B9z4MwCV7k/275FeUOyI89wvOhPKQ8bUbg6 9hxq+Iv7GAIhQnvlz3VjQbM3cHDOPFQGzSkseVSL9gTGjK2FbUR1nUfKwBPaufIAXclL 3E7zGpuHNCsq4cAqn4r88tOE0G67sPYkh9yCfcOWfa+ces7jFlCJJjC2HJsUpDb7+VBp rM9dgfRIuOY7gDUMwFsPG1mkBOj+CS6vj6fcsy5/fqYPpAEuBe1AgS3bTbPakLiK+b9x C6NFNDNGGOQYuvUCcnNjVvcJwoAUAqs7ZgPwLi5U4IxoyBzkxLhSOxxb1mDCuKVG3DuJ MkWw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RBbaPjbN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397594; x=1734002394; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=oBWOqgYNhIVT45EV4bRI8PjpMTqALkA4kweCJ4cfYiU+lPMOA/PtJhQymi6vomw7pE +7KW5FngKQOMI+Ka1zGyV7aSwu5aaUhDebLR3xspp7wu2ForB923FXYzeIEt3DBAsRM8 r3ERH64sW0I9z3eWxydgFkz7UDPyZc+fLROOQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397594; x=1734002394; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=fdx4kz18dGS+oIrTGb9eBuKw/rvgtYwhleKw6Vit7UYDqyWkPC4vkp53FGfxXmv62e e8tWVWwP88pcbGd+WJI5dv3khstFp8+T5F06GgSdIKOe05UKgPmYt273CqiXzXmW+ppC 006mpRpY2GfsIg94ZWHdsF7xcA7WcThjKrjOzvHPNozUsb/QdlUNYa0W36lvLn+iNqf9 UOP9Unff8gxigDacECOGdNEvwxRqLJOJ6jrYhBtbHGwWicB/BHBBFEzPUMivkILeT4Jn hhUteu9BE3sg6nk/yBRYxPAWcnk9mjcZ7OKu6Kbarn42ddaqSZgv2a4nnd/e2djMPm/T FYrg== X-Forwarded-Encrypted: i=2; AJvYcCXmi8H7sLKNKu3UALSc3vltYaMu6wtkKGOx3qUNb61TrNsKGqRQd4ImA8DdEyr8zqXdVXwRAxWEQGPbCxAA@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwBs2s0KEjbQjPdwSnvstapb2ZjRrQxiY43GbLlVur2eNQQEdyw 6DoCkj+YHcXioVImR8lBHHYPmPkpIFn1RIDhRJlFzahzzhgXSZtemnMtOcw/V4Q9Qw== X-Google-Smtp-Source: AGHT+IFJi2fj5dOLkm/W8sThVEl/2HEGSzS9cknqLVkBOBnUdcMts8yneyfYklrjLXSH4p59OTYqBA== X-Received: by 2002:a05:6402:35d5:b0:5d0:c67e:e263 with SMTP id 4fb4d7f45d1cf-5d10cb565femr7775311a12.8.1733397594352; Thu, 05 Dec 2024 03:19:54 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:fc0e:0:b0:5d0:d3e0:f657 with SMTP id 4fb4d7f45d1cf-5d125201886ls428941a12.2.-pod-prod-08-eu; Thu, 05 Dec 2024 03:19:52 -0800 (PST) X-Received: by 2002:a17:906:31c7:b0:a9a:bbcc:508c with SMTP id a640c23a62f3a-aa5f7ca9f9emr774510766b.2.1733397592449; Thu, 05 Dec 2024 03:19:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397592; cv=none; d=google.com; s=arc-20240605; b=YQavRNe3sRQBSJ4fT+zYmIxRWz9fkTgZmFDpNaJ9+hUWIVUsk0daS7U46JAs7rbsHi ZHMb7OKBqn/h4AyIeblH6G+8Ahs9ulZGV9atOAqLOhed4O9YULnwg/llrvcSbpun8Q75 eWUAaTc2NglsvnXg1Wb8dSFKsqinUnxINIXJiFReRRdK1Tarw7Hy8eMY4+mOkXZi4KnI mBriaNk7wIwg9zIzG6yA6TQV72mIOIJSOR/Xxa64iPbb9qjr5dB7EXA/Y5NKzeUsWX6r E8bIW7VquYxxzt15cxhBPb4pHBQU2fl3VyCGkgo4pPLh711TYnzT6meveAhpWMiXl0qy D5Ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=hOYk7rkhvjRCnvuEcjwAqfr4aBzSa8a4sxHUvLuLnTs=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=UkoqcpZwTPN0BHruKj32n9sNW58L5g4pmsksRyz+a/9PknopNQ99wN8XCsr928YM3k M+bpdJ0wC0GziVAY9nraLAYw9zIMl+2exZYKPII5eFOvxPohQRd1zxgGfS5MTf1HViS2 XK6G5aTr1BrrEnZ4g9xtwuL8gOxxpGtnLcox8jXlKLzZyzeolA/fEAIsPor9JyhsuiPI Ecwf03U7noUSQVfhiajgDEnx5zhAbWFViZhcQyku54M6uqzDdp46JOo+4usChDj8DKj2 lAJaNuHOQjeobpLvUXavqP0kw3Uj1djyCJSPS1N/bBiPZsovcs2n81qfhCLYXbT9KDko zvgg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RBbaPjbN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa6260b9b5esor44007866b.17.2024.12.05.03.19.52 for (Google Transport Security); Thu, 05 Dec 2024 03:19:52 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctEoYqwaqvQMj8hk5k3sgMdWExOXmEyIrxLXrzBSOt9emBh627qYR2TJQj+Vcd ipQgw56Y+cUFd4QTo3O8pSUc1rwQGu+HQv0x8ByIYvo4YdHCkD/gATqyLxcwdIW1r5c9wzDyvNC YIhPpsOFmmCgc7YEunW9sMDUlVO3JPLCjisJJuw3ALFa9lKh0LacT6tGFZfhPLOAI1F8ko0GB3S 2M/NPal06KvIYW+yvl+9/UPACMZY0A86E5qOxquhM35k4CvEJIwaQ6roowjJWGpClCpr56cw333 ggIUkFIn7Tuks18g40hICkVgISjdkcllN6+3A0G6owiYMw== X-Received: by 2002:a17:907:7758:b0:aa5:3f53:ad53 with SMTP id a640c23a62f3a-aa5f7d8d1dfmr756999466b.26.1733397592064; Thu, 05 Dec 2024 03:19:52 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:51 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 06/20] arm64: dts: imx8mm: add anatop clocks Date: Thu, 5 Dec 2024 12:17:41 +0100 Message-ID: <20241205111939.1796244-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RBbaPjbN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 4de3bf22902b..597041a05073 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -600,6 +600,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Thu Dec 5 11:17:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3697 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DE4293FA09 for ; Thu, 5 Dec 2024 12:19:55 +0100 (CET) Received: by mail-ej1-f71.google.com with SMTP id a640c23a62f3a-aa527da110bsf98108466b.0 for ; Thu, 05 Dec 2024 03:19:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397595; cv=pass; d=google.com; s=arc-20240605; b=es7loo2xgpLsZ3F+NGUupklLrmuW2ICK1RwW9ZgQOewGyuiCbgG/+Wq9zF6dJFohG1 Itodwda5a7xJJ8rNWWiCWTxhOjN5WfHlSCWBatY556K+ok9MwXZpZmJGHSXSzYJrROSL cf4sTQHV7ZFGNpLYDdHYy5Z/h0jOu93Etp/9BlVEPCKj10Jn/B2mAomgxTqvWL5GIzU/ Vb/kZoIKzoOfDv/SYJFHgX7+0f5OW0U9dPLP3jU1I9dFc3A0FXi5Dj9kI9RxPZuengjh Jk0vBONz5T5iOkGMbfWad93IAmXHqATVs6igWEbznJX+F19kdBDTToBZwazf6BwNDPjL BtaQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; fh=CZB2qgJ19lqkuYX/dyDPVl+1TZveLVTgjMOGphjqENE=; b=f6MDAgSuhasHcIWlTM0rO7hE3dOS7A4+OtB1rvW6CM8iP3HQxj9zKbAKETOM9NgcLQ xPgSvXIvrJHgUoCPGVC0kTejoltk68/FmPUrWmUl+BsE2Hl1uHuVBX2sWDbTMFgAfdI8 E8RFOOSlPArOdRias46ZSE1cLioYn/tzSC6mS/XcdxF57wiyHg/xP81sWG8HRRgrLBlN 9NmFlDMj6raRnntMShU7+ERgOvtZJtEGbmdP/ryEEe/LsqN1B8obmAEu1cGTiIXXYX/L 81nUVZ4MA5HcjR6oVmhF3p/Yj39G75q2qtoTEr8NoEluDNkzTsIb6B1ZwHDQLM/sm2Ug 0rHA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eXbukM2K; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397595; x=1734002395; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=MteDWbmK32c79eHepG6tp3+1FMe8wq9QlMpHsrtw9iH3YiLKuy0kGeEGh6yWY4j8hZ j86/1Y8oP6D9qhFD/OKPR5tup2n6xiz59sON7DzQSgQbxTV5f32uGyEltsuBxvgaP1QW Bg+PEljlAp/PzkXemnc1cQ7jKpJzl0X8loo6Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397595; x=1734002395; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=Qcnj4C1AkavpPTHhitELnNcTiW5H2LF5DvkATjWlwq6Nm3Tz+Ykx8tcPMJagVPed75 WUg1VwwK+t1lBFGvs6FMmyScy2BINHCAbiEIVJ16k4Mz+epMUW7PgD3buwnFaJ2cevmG 4tUnXWOesvUb2s/8JnBPQjg3WcyGp9UsPU8CE7YK1Dq2cLyjodAGiePfuFPZyBf2tnwp gezpBrAKW49X4XNZMXIlVy3cDJU7/IEd6CmBYrJzz3eK1AYPS2U/vl1jvGAyzuVZY55e q46X3MIeeHs8j1OacsZKSjO+ruOLNJ+XHNu0NGqgQQ+q7qkv23Ofzdv2TTVsPwQ77flx FdPQ== X-Forwarded-Encrypted: i=2; AJvYcCWC5feGvDHvhSmx+7w3iTdFmDbS7+kPnlDR2BQ8SONiYpr/Lfuz6FHMnXoNwLERCQg90dcLKfNQpwbWJwyz@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yx3dtC71Y2WsKNeDNNJ4GvigLaEb/vTIIwBGRKhFNsIFz6qMcd0 hBoDfoMO/hbohaVGjU1F4pCCp3WrsrffOwPoxf5wWS4glQDe5MXyCEkI/lUqWecAmA== X-Google-Smtp-Source: AGHT+IF+tesL3G445rGwGa+hK2y7/uUYWpvipsjl13LWcr+MsHXplcunkQl0tolQaelhEqvRjKkrBA== X-Received: by 2002:a17:906:2192:b0:aa5:4800:37be with SMTP id a640c23a62f3a-aa5f7da96ffmr852592866b.32.1733397595516; Thu, 05 Dec 2024 03:19:55 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:12da:b0:5d1:245e:9dfb with SMTP id 4fb4d7f45d1cf-5d125050ff7ls96857a12.0.-pod-prod-04-eu; Thu, 05 Dec 2024 03:19:54 -0800 (PST) X-Received: by 2002:a17:906:18a9:b0:aa5:3982:660f with SMTP id a640c23a62f3a-aa5f7da0fcdmr952210366b.27.1733397593626; Thu, 05 Dec 2024 03:19:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397593; cv=none; d=google.com; s=arc-20240605; b=gyCJGm0C2Snr8AxR7UnrLdDzPcsra4RkIwFzJiLPsaMqtGKSQ2veDYlerAFt/ea05A aeMOVqVsr6LNeIIkCF1ugllYff1AhSCXEZUGG1B76rZxi+1WvQqnEEzuRnZIhqOwcpgl HIu1RaTZN7iJcGRvUWP425ttJsgynDZMW/CgJwUi1hqINLamixSyAG9FaNFd8fGW2ySb G7HVzW7gcX2QxkSGb+BUmXZtO5d9nGnLiBaG2w4pY6bP/Ftp9JSS/ZPQePwE6H5I/jXZ NRR/wtdiWDwP7S6nBWlot/6DU5w/9qX96OGCFGQKHRl9THbMqX7nxB4bBkJ8hTx1C+W4 l6EQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Mr8rvSiMKhhr7+g2wBjSbr4ZapMlTY5YRIRH4XPzpek=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=CDaqYHBD3uIHZt3z9skwtihxaYHQq7mKLBGeD2mRb+s0UESAzivQnMalyEtZwiQ/1L NcMiDEdMakJgpQ/qUE0foMrNdQ/g9CAb7cFkCvkQKzL6pH+Y5+bBiokE0Db5/F5dLlFp HQy41nroc1gdHw3uztYvxtukSBZTuGzw2627euMU88a9pN7lnezSLX0/MztYyyKgevsz 2Dp8p4JY1JKCqEOwgZbkjz4PUXP8KgfHKko0vAln6DC/GmsGaMGWXvp9g1RIKrDepuqv /XC1gv5w0jLNTQm2Psft2AK3eNAIQ/hUr6PM8CLhnLZnNfar0IQd5nxiSNICMkrI6PkF wIyg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eXbukM2K; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625f37987sor59050466b.11.2024.12.05.03.19.53 for (Google Transport Security); Thu, 05 Dec 2024 03:19:53 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvKPIVVlI+x6ymN24oTfHZRB70g2NjAkmtghr1BLY05m/xkMh1zvG5f+mICoA+ Jyn1vc77vVgV87jbITcc6HUdGUwPaHOvHIV/4HMTq0I2if557rjzqr4ZC+JtvYf3xZVQIKQWrhU o2INkRb9qOZdVdBnaas6/+LPr354+J4Qq+inwEl92thtUh87U1v2sPwty+jVEGPZfLEPI4ebR9h FnQRYhqxh1MHYvOTAfuH/pFgEd0Ir64Ji7vWk4dC6Nf8ZPhz3YeW2KTFHYx0xl54B4UGwZLFoXY EK383l8Tw3e4HujnUu7k9VlRjZX6k9gGmx3Iwve9Nt5wCA== X-Received: by 2002:a17:906:9c1:b0:aa6:302b:21e4 with SMTP id a640c23a62f3a-aa6302b2e97mr32793966b.16.1733397593185; Thu, 05 Dec 2024 03:19:53 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:52 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 07/20] arm64: dts: imx8mn: add anatop clocks Date: Thu, 5 Dec 2024 12:17:42 +0100 Message-ID: <20241205111939.1796244-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eXbukM2K; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index a5f9cfb46e5d..49be492b5687 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -606,6 +606,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Thu Dec 5 11:17:43 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3698 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 039723FA09 for ; Thu, 5 Dec 2024 12:19:57 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d124077928sf275692a12.0 for ; Thu, 05 Dec 2024 03:19:57 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397596; cv=pass; d=google.com; s=arc-20240605; b=kPpkx84M1F8BVSLesnfGgB4zm1Jty56sR6hyGHJbCpRkGnNjHg879HjabY/moZp8aY DTxIrEz+e9M0tW2GhBIgb2ySWktgIhfXAlNd1lZY8fQQUtDO2d+885cXqYZWGV5YIOQU ySlsgOSBSMgaE6KR7Uivv0YztSR3oMo543jSREFX6GCAtxOShPa7UF/ERM2YUr7w+PLB 5CwDnywO1XeuqUF469TnDCa9yhZGWga+fzW1uWBVmF4Z2t7Gf/KMy7PawWCRd0/7eHwe ihCWnQ2SJ1/U4CB6bwiLA561R0b/7wK6+X7kfRqEsydAQFmNK7O+PETBQk5f8lzSxklW yQAg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; fh=/60feiqxTySylUOnCXOl+a9JE1ucZNQlX6PaB3kNlpw=; b=JryfDiBaX40MMTA2Wgr1XifN7TVmRY8RcuH6noP58hW45B9HbIOQra7lZBu9basFM5 fxSlIfm17aLw6Gb81SAqF/tBhTS4WPCpnEdkWm3dpXODTZ8ujx6rwWAY39PMfcvZWWl6 zvjp0KPaRkb4wDq1wIqdtv655THwl8ScwwpIUdKgApG8I80w+/dZ+Tb8IMbhaLgpR7O5 8/QhMIsiAP3P5MvSWS+Z+Ys5NadRzH9uHYcJ0LWx67EHKOTXUP/9dGAh3/ZS0QGkuYOX I7Mr1nRgqbkpZbNtJ77WCU2v0VW2kW+m+N/WMweYDaP9lGcCTjPEiLZWkW1G7r5YcO8Y ZS6g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Cz3FG0wC; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397596; x=1734002396; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=fS9009FjsD8yuQhpPNn1lTW8tfOEIWcRx7KXL5fd19gsZJ+66GePaNkrhG2Yr8ZsmU AB5YrInrZa6Vr4DhjS9Klk7vS/HsR5tA/iQkj0aPVFfmt7p9xqR07OSv9RHRvoYmhZ6T MzHhBnUYaESsn5xZXh9OwUS8MyRnyhhRMj8bE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397596; x=1734002396; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=ekKcKSp5MMkTP6Tb8JyCdlrI7LgXo0eA64VcTLKqTvDg54Hg91WVRLQMnUEbVFvKtq tRh9/UbC1CtmXR/IOuLQYWBOtp/6aZkW3AhWvqZRRGXaW4q874UOd4CyXRH8IDmSwxnT aGTFSqFeRUbl9R1UOXyzXf3WoQx+HsrREykzdPciZvorwrYy0RTgE7zzHxqwyRexAu0l ZVQ2wUB3s6PHBvFvj+sqG0OQRVZguv6rZno6TJTdBltR7V4Og1CH3hbWsu5J5gfWDTMW lSXSOyJbkloFgC/SOe0Y52gXUu7AaJeDSIKZVTATx6yLn44OhvorHXt6PHSykIlWHbn0 JNeg== X-Forwarded-Encrypted: i=2; AJvYcCW39Ngp2LgEUZiFNwgDm7Lg3XBeWqeBv8Zs5SZ47qD5LTihczYD6FWmcEW7HQH0RJFNcnyn6IpqXF5ZGzEq@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxWVXlMiRPhe07SvGgAYXOewD+jRgI7GmMIgu4zH0Fu8R8MKbeB Iu7fvOf50d36ZY4av98sLm2xvBH9aXuYvRXBx61x2x0E9Ds6cOxGQLBRsYmDT2b7UQ== X-Google-Smtp-Source: AGHT+IF5dgf27DQpXPiGWDYzfQK1cqBR3tARWCGzbJCs5aHIZlrX71xCOm6Q5TEztp+lyc9g1+lPFw== X-Received: by 2002:a05:6402:42c3:b0:5d0:cd85:a0fe with SMTP id 4fb4d7f45d1cf-5d10cb8268bmr9134326a12.25.1733397596700; Thu, 05 Dec 2024 03:19:56 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c0c3:0:b0:5d0:ca0f:6686 with SMTP id 4fb4d7f45d1cf-5d1251de0cdls505443a12.1.-pod-prod-08-eu; Thu, 05 Dec 2024 03:19:55 -0800 (PST) X-Received: by 2002:a17:906:c10c:b0:aa5:2a57:1779 with SMTP id a640c23a62f3a-aa5f7f4ace8mr857654166b.59.1733397594826; Thu, 05 Dec 2024 03:19:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397594; cv=none; d=google.com; s=arc-20240605; b=R6C8mrHapUfe1R+STUyM150G0Hw5VTe1ZvVETcYyUNaC1DN0InCOkdeJg7qTvzC69p l43HY4N0gWqHeuWYuncihei5hwkmc8/gnH4sZlVM36nehd+xk/qaTapq8tBYhaVncMdJ ORskRb3jkK4s7VFlSTlVdS6eSE5l6Aw0EPJKZDV26dwqFnGSfRZvy5M1fdlS1v1bME1O dvEpVOe5Fym5QWquSYFLDwPXYwaRv3WXeKMeGpapJkAYgs2HHsVbq+pv9Piutt1YB+/k jtY2g8cTdWenRTQtTA8d4o3ed3GgTBc1fuK0Lsps13wsN+5H/RKxChf0mxkd2f50KI/Q FhRg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JTseU8DWKtdHNNseUc2PJ1vcygpii+LlAX++fbmk+pc=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=JJ1TrRgmOTtgAClyxrkmXcsPoTze2ihkEPH1QEcBA1AJ15lzk78eRo9lGKkt8jqx9R dtgIZw+THwjlrjlYoTNtTdEMKdYDlMYsPBd+yrJ11rZSsXjfsIc50vDCGK8QvFlPjkm+ Mu5S2ENXqgKJTNytMRnicjTrZYj1atojsva5QIFtW2kmqghAinhmHD4pXSQlznE0Uy+l tPZ/OYwiuYtUGcE4Or9zaJImCDyfmdGhG8p/Gin/LXcZ4t39LoC1aSeHVn9OVlfGkqlt Unipz577qugzM/RgydOthJqm3kaYEuNHBKyJ6c779G7EVvtojNmOIyNb7Hv/iFUBI6cG IcKg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Cz3FG0wC; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625edf19fsor43811566b.7.2024.12.05.03.19.54 for (Google Transport Security); Thu, 05 Dec 2024 03:19:54 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvUgRkbMfP9Nz/arfxHpDVeeqNsPS1YVSEWv8SkaZkz11gCK7ikLTcizDtGWxp zujnTT+n2GYFBbfGAFIGDeh2ZEfYbAmLtO//3/Rp+ACt1hq2AFcIWk9dJh3YowhswPHDnUy9hX5 RyHUMnYE1CjTZnyw86zI4JY0Fz/SVbVQOBBMarW2OClO+4ATTwSpsNR1fAVRP4r7O9YDY90T10b IA1XGf6NbUoqAwDj8oTz3VL2FkVtWKlaiqGqcJYbiATf2c8FE1K0jSyhlMIt2OaV1Ziz8JCy+MN yIc2ow9SV9pV8ZUWduKKkFLqICxHYQNke0IT1DS4a6Hclg== X-Received: by 2002:a17:906:3097:b0:aa6:1c4b:9c5b with SMTP id a640c23a62f3a-aa61c4ba102mr240616066b.7.1733397594442; Thu, 05 Dec 2024 03:19:54 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:54 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 08/20] arm64: dts: imx8mp: add anatop clocks Date: Thu, 5 Dec 2024 12:17:43 +0100 Message-ID: <20241205111939.1796244-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Cz3FG0wC; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index e0d3b8cba221..0b928e173f29 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -709,6 +709,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Thu Dec 5 11:17:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3699 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lf1-f69.google.com (mail-lf1-f69.google.com [209.85.167.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E8D673FA09 for ; Thu, 5 Dec 2024 12:19:58 +0100 (CET) Received: by mail-lf1-f69.google.com with SMTP id 2adb3069b0e04-53e19197188sf556511e87.2 for ; Thu, 05 Dec 2024 03:19:58 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397598; cv=pass; d=google.com; s=arc-20240605; b=fPO5AYPJf3U8mlXPvNm7wGnPZ45It1cFJWhkX9rlWIFl5yck750vzBDByP0ZO7R2Cw 3hLjsQaZGYTIVKTadHvdFlq27vsxcXKLYSTesyox3dkGTFSEvp1eIkXeMWZczMIMYkpB ZU5yl4oW2wgeunzrh12ruEV2geEyqz81EEz4+MCfbU3+PpmOeooFcdH59ZlctM/bMTra xLpV5CVlgn+zyW/n5W+yaTWQBinkzAr68ptgIfK3t8YHYYVtIg1J8JVzm4whtJwZ9SW+ gUkpNqW1zpBQPP6FxyrBAGpE60SDP9Ay4eKZCzSth+4aVpujBdgwWVyXsOwBL5RUCW/t QrEw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; fh=E6Lonm4uJbW7AfbPyT1UPv+J01X0OA1HXt5nUTnLNew=; b=b2Ap5MLnVrS+TKFBJW3rfYjGzeoaG+/64zBQZz7pGU1OotZPtqgtIQg9K+Jk5d5o7h jo9zSxh4rU2eI0KhHX5bkUkaDHevGI7mdgUpwo7GBdXb9voHIDaVsvsIvOKkoUiUe4xl 3g17W+Hvwywh0JIPovcpOIaRwJqV54qLYsLDO30oQ0ZOOHBDGtCDkRNxQEl8WVgpS0ol 4gIXWdOR14rmwQ8DCnTxL2RpgY7/fhJAEiiVJEJ9DjcjKDaPQ/Lw0qFdt6cQV9ywRePC azjGi5OA3Cc/0SB1F1v5JtCqE6reJMLMNlJPz20xpJO6Var1EyCqNMnQcsqsyojjdIhH a7hQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rb9WIL+8; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397598; x=1734002398; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=mDURYksDlC6ErSrXJU2rwcTizAt3etXe4w8cE1x4yi+r2PQvcNZ1NlRb3oVKn00EF+ 8Y3Za3wDzpem9S9wa61olb6I6vctga0/EmVWPSmin77DzgZW3WANhRrxsP+6LzgiZxyG 96tqdq3NUbzSpb8xwiMRYiNT9sZkBu6E8p1ts= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397598; x=1734002398; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=wYLscEY9Ngy1nOkndynmGZrZbGs5gy9RqSQG4pdQp5//DP7DRoLXwc8wu2nZdNLBuU 8Fnx9mao/W8ZRPuZKuyR5tWxataxjO4x75NxJ2S540xp78CDYkbuWMNQchslcNxfnciS 4QLalJi5HJCXHunF8WJnGR+sMgzDctJB3LpupoRMwz2DWEQf/PNyvMd34Ax28EcnY1gA eBM/Ng8buz5mav485MdL0rvoSYJFBXByXb6aArNtZc6OzTFkJT5gjK0XAiPNeQHNn86P H1oJFrTkecP/bsyrbxoOkQzXkuklRUhcSw0cHaStgiobg6sIkXEHz8tpS9nm/wM1r3Bk l9jw== X-Forwarded-Encrypted: i=2; AJvYcCXjPuQvdgtpLg+kl8ClbZvzqi70TUNnUjdaBaFzo/t1dyI+jEMkjzr720Ks2d8dI0uC3+SqbNyeAwvWpEwH@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yw4I9eesUDqAslxDi75JzWOXea+CrVgnxALy0qQ2crlN3PBL+JP DCWCPcmBrfUVgdxQ7RXoU8b+kRQX3WGvjYJ0td0HXEa75zep1e6+OgPvI9KEW2DJFw== X-Google-Smtp-Source: AGHT+IH4J6aR7+IbPz5zHY2kG+JTfZAHFV0O3ugC+KHcJltnmhTs8wLysEz3Xn4hyY/tjFmVNmRswA== X-Received: by 2002:a05:6512:2247:b0:53e:208a:d8a8 with SMTP id 2adb3069b0e04-53e208ad9afmr2532304e87.16.1733397598259; Thu, 05 Dec 2024 03:19:58 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6512:3b22:b0:53e:1b38:59d with SMTP id 2adb3069b0e04-53e2194d615ls355690e87.0.-pod-prod-08-eu; Thu, 05 Dec 2024 03:19:56 -0800 (PST) X-Received: by 2002:a05:6512:1149:b0:53e:2724:636f with SMTP id 2adb3069b0e04-53e272463d1mr684851e87.28.1733397596280; Thu, 05 Dec 2024 03:19:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397596; cv=none; d=google.com; s=arc-20240605; b=GjkN3C4RNMcJN4Lviq0nGkKTbOiB1Y10P5hSFy2SFhFQb+Zuy89mQ1Ab8YSeU/wgf3 61ateqAhIKhbCAJ5mY7dyoXHhFHmwDmllFCQ1WFE9Yv9B08MGF4Ym/Zhxs1aFbsI7cYb nTwLzHbY/iyAimDoFNrgifVrH558pr8tkBuznOyVkrbzzn0gPwE83sSjz7thajeYO/p8 bN6dzLqihntR/qh4E7/9pugDCNCgQCR+xuM3/uLe6+1SI8tDVrZDrnzawwuewurwxkFX xbCZUzCiJ3SUDmLT1BCxEsJPGXKWJMNuw9l6Fs9tleneKSnXZbJUz3B0dE90QCiT2dyI Uang== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BHj8xJJDjB/nn7+FV+WNgNcGZHPneQlK/63TZumKERk=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=FAPHVSL8JzPwiauSQWdM/djJNijYWNhNSprwxY1T5k7Rx0o1rFRvyN53izeyu7wgaj YdSUrryNeoWwDoHhd6tjaAIxgrQz4mwrwCXuQIb9U2osEaMgv+p++eJ0Vx90M6wxAhJd i9mKgQWL4nAI35fb9KeXOHkpLDl9urM3TZVyp8hbvNs7N1ktNG39311ZEZMikEKfcvDb a9Yko1EB2kA8tmG3qBJKU0U8vaqR2rUKWvHlBSYb46kNyqml22TggWOUMEEaBaQ7BcpO uPotvziXiVJ87MS+HUyCEhQ0DbwVfWachZuHdg2VgLP5575GXM3WJowq/WF8Loatr6Gn ssBw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rb9WIL+8; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 2adb3069b0e04-53e22a361a6sor312756e87.3.2024.12.05.03.19.56 for (Google Transport Security); Thu, 05 Dec 2024 03:19:56 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsv8xoAfALNi8sIO81RFtfbC+5ODDcWC6LIhXeR1o3JTuTPE6Vdb1FU5KJ/XzZ 18clGeiUbWWboOh7P3Nyu+/OOCPOIr0wFjhFYLooYJq/BpGWD93EJrFjGQfrDMAr0ul/m75LA4L OqvTnbn9+AxrMKx1HlnZdSatfleCR3F2wUTOFP9Q1K3a0aY2Of5Sk9hSNLgwX9sMXyKKx+6dm+4 JG7cXremWPEAxz1iXG25UJkRCO21VY8UXOI6H2inSPXelDqFpzWT3/vM4Bt4GCGIX7CKroypGO6 jFyy7IL/cwPrF0vmu+YT9/ZONoxlY97emUj9DfHmSoRNVQ== X-Received: by 2002:a05:6512:3ba3:b0:53e:284a:70e9 with SMTP id 2adb3069b0e04-53e284a712dmr306591e87.57.1733397595775; Thu, 05 Dec 2024 03:19:55 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:55 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 09/20] arm64: dts: imx8mq: add anatop clocks Date: Thu, 5 Dec 2024 12:17:44 +0100 Message-ID: <20241205111939.1796244-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rb9WIL+8; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index d51de8d899b2..1d1424a136f0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -817,6 +817,8 @@ anatop: clock-controller@30360000 { reg = <0x30360000 0x10000>; interrupts = ; #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; snvs: snvs@30370000 { From patchwork Thu Dec 5 11:17:45 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3700 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D94933FA09 for ; Thu, 5 Dec 2024 12:19:59 +0100 (CET) Received: by mail-ej1-f71.google.com with SMTP id a640c23a62f3a-aa6225fbc52sf61939766b.3 for ; Thu, 05 Dec 2024 03:19:59 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397599; cv=pass; d=google.com; s=arc-20240605; b=WD1qoMNSuKyn+SIME/8GCmIE7X0377CQ1FcGRQwChNbxgwX1C1inzkER0FniU8DvaD TONyy6x6XOjvZW/0ZMIqICI8YJfKXL9oSbkKTc5L4pl9yX61tx62nM6HWhGUYV1zIaDN 1hOa3pQVhIyNq++l+5lQgCgnI29gXf4SwH8pl8bNNoylI54qtL1hz3Z4vVMLVWlZW4GI uXFJPRl7j/tLm/4LbduYmfLtMR0I3HU6I45tRTcfJ43mWXMvQMOJRqIShVa4zGPDjeju VMtzeZcbzwGDGBeS4+YrjFHL0nsNewztCu7dPeCUaRms0cxWNcS6zrf2+Eq+wjkZtLjx in6Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=0YVmNNjLJ62oMcu8hDz6CXiMt1W6RIQ6pdmscDSknrQ=; fh=S4Vhi/a9nxzl77MdJ9HFSTjdyG9a5mIdooZftFRwTyU=; b=QDBVA/SUfeRAKgoU4qoECn19ebqFoqTbX2r0UZwDwbO/b0zyiZYC+VO7wlqb/kP0BH e7xahu6CicSL0ObYJOKYPs+AfgzUNjauX6vZ9N2lpJBWVHOO7KZcz81hunCuEmMrdG0W BWf1+qjTelHBJ0dtq5JJTfRRqaJ2MN2T0WCupG2hnytqVob4WSPcHwjmoe3pHAwFTp8k jea9ii2/tEWroxW79rCvGakt0bJQB6ugFKINnRIEMaDKHnHYFcysQ9Rpx8tXn8yNzt8i koU/OnslIL2oZm/esF4j7FTs16PJeHS8rO2oKkU/XGsPHmsGsYQyO0t+oSNxfoWHCmpo KYgg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=i+rDBA0D; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397599; x=1734002399; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=0YVmNNjLJ62oMcu8hDz6CXiMt1W6RIQ6pdmscDSknrQ=; b=Asgwno4UDa/uK2F1Cxr/Mez/7qc7xH60HbK9WDfoAdy8AvSBZaw90IDo5nvGywZ3FB UrsMji2iEMuQrx2UbLfBFFxS2ZqTQIfhCULCrpLPmPQOMUywi8QDknzf4YNubIoSvLUh BQXO1GJYmXZEi6NJgT2fcRsXChS5T/14plY/g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397599; x=1734002399; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=0YVmNNjLJ62oMcu8hDz6CXiMt1W6RIQ6pdmscDSknrQ=; b=F/ES0iyXaNauOQjqKXKkaswwTWyuB0NoYdBTYgOBB5JHzAEkbr9eE/cN+R3DW0lq62 RWnkKMEosLxxjTtyoy651ZWqMt/KN6mEDPa0PfU6NGx2SxsIP512dh6udUzNVDNPnaXy g7Vjwiq48g6UCRDyOq/baT66zktuZR7wYVzxedohd6pAQkWacOBo+0PaFdIeWSFBBl4G bhE5oIs7CHMUWgaipgPrLl4049LC1sxB4gOnRvm6goyrBGPyYFjDfuyuxa1MC86rPt0Q G2B+7hlWUAsjNumw/qbAdG3seESX98OWjXPs5BlFmIkwqn2fm2Qmh/kvF6vawQGziqk5 zKwQ== X-Forwarded-Encrypted: i=2; AJvYcCUtgPwmfNP2jw0Wl9cgYV82lN/6yhlfTHIzWzKDWNd0Q2c+QG1Qt1XIK96fsumM0qMeCbqR9IQQxg02Ln5N@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yx8mION+UTVYiUB7PexDd5IUFibCvN6k8xKw4sJSjjQeDx0yjDf 6slOmqDohVFkye2u64QDrS65ZGw5ZkgKfXXyEV4fvEHUFXmpIdXk9a50tO2uKltefw== X-Google-Smtp-Source: AGHT+IHfcRe2HoU6yJpXRAioNkpi4bG51KKnWER325KyKW0ELMMXxPWlyYVkFJMdsgnNze+8BNA2ug== X-Received: by 2002:a17:907:7714:b0:aa6:2241:e170 with SMTP id a640c23a62f3a-aa62241e6c2mr262946066b.19.1733397599543; Thu, 05 Dec 2024 03:19:59 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:d0c9:0:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d125027b28ls679446a12.0.-pod-prod-06-eu; Thu, 05 Dec 2024 03:19:58 -0800 (PST) X-Received: by 2002:a17:907:770c:b0:aa5:14a8:f6d9 with SMTP id a640c23a62f3a-aa5f7d4dbb1mr882904966b.14.1733397597796; Thu, 05 Dec 2024 03:19:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397597; cv=none; d=google.com; s=arc-20240605; b=Hd/kJe83+FJQ+HSk/P2S0nn3aFxOgnV7P0LCWI16KQt/FRIsQIcEzILmxQkrLa3OS3 RVKydQTNnM+BMahLVk/JuChcRe1ebzC/9+9uM6IYqjOKXJLb7MUUgzvCep29N1PWtv6t 6STTaGQM3BpkifpF+dGQIpdrzizh68jg8y/lEbCKVmNxoOC+mzf87szgxBE0Br/Uz9aL iDtobRC9jVZGXv99UU1+xud32XmH5mM6t0dSZlu4ptpXUJiAN9Ib86ihfwKiWD8BEXQQ WN5TOo//899sDuL2WaLSLjEt0K5eI44hJGA2s3dHO3wTpSyvvqwl0LEQaEfBC3M+Bo5/ lkbA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Ixt9c4K83xzkiOz3qhQdg47ej3Uw5HCoJxrsxE8RGiA=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=lW4SE4unKn00qsPpy2HEHJ59A5rpj7FSTk9Mp/IDFdjwjtRgkOCtar+WBhZ4IEMw1z Bqe9jRdoQUq09UrRI8xmWlN7rBdtWJeSrSZFjZ87QLUVS9u4CLmDYiftH0JJ3qm9/VpP Ewzj4W15RdGYZB3OnEDP2ltMo4zfNzJKt1Nh6m4wt9NaFbPsUqztrBQ8kuSb84FaQ3+g nwsqh8MR/DxL47jN48srrbnaUT+Ut8IwlocILDCosKB9cmLhhsBAST5ZZ3XLnkUdp9Vt kTt4ZkMGS8yNCE3Y+kvdRkWeBiOzfU3kKAbW+OwGC5fJ1EfdyQIg9d7+pVKVdEG2j49H 22fg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=i+rDBA0D; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625f98995sor64865566b.6.2024.12.05.03.19.57 for (Google Transport Security); Thu, 05 Dec 2024 03:19:57 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctNpMFGzr6wiqyReSx+MnQPRiJxBHJOyrY7g3r9R9f5Pi9Ho8uhscIgNU4PAH+ 3AgDgNxQ0nWwihxSYA1NSLnstD2NJoT4BskEbJ9X1cAO9ZEO9b87UVOXTCKyrVbjKLhT7RTyNdB TENhuh7vcSg/0N7FtaUFE5cuZBbwFswmtGyCg8SDhJ1b2CCmeApf7upQzEZ+YuIDY48fGF45l0i KUwwC8F3J+87UqCwX+BbGYqcifSWxukB30bsYEHyWY/FidX1zv/M5f3wxlnoR/f+5UALAnpDbiO l8m7pF9b8HTu//j1PqtYaI9Qgy4XxpXkID+oopUVtZx3dQ== X-Received: by 2002:a17:906:3103:b0:aa6:18b6:310e with SMTP id a640c23a62f3a-aa618b63362mr373184366b.38.1733397597383; Thu, 05 Dec 2024 03:19:57 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:57 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 10/20] dt-bindings: clock: imx8mm: add binding definitions for anatop Date: Thu, 5 Dec 2024 12:17:45 +0100 Message-ID: <20241205111939.1796244-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=i+rDBA0D; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New include/dt-bindings/clock/imx8mm-clock.h | 66 ++++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 102d8a6cdb55..1962b0a1e732 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -287,4 +287,70 @@ #define IMX8MM_CLK_END 258 +#define IMX8MM_ANATOP_CLK_DUMMY 0 +#define IMX8MM_ANATOP_CLK_32K 1 +#define IMX8MM_ANATOP_CLK_24M 2 +#define IMX8MM_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MM_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MM_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MM_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MM_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MM_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MM_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MM_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MM_ANATOP_AUDIO_PLL1 11 +#define IMX8MM_ANATOP_AUDIO_PLL2 12 +#define IMX8MM_ANATOP_VIDEO_PLL 13 +#define IMX8MM_ANATOP_DRAM_PLL 14 +#define IMX8MM_ANATOP_GPU_PLL 15 +#define IMX8MM_ANATOP_VPU_PLL 16 +#define IMX8MM_ANATOP_ARM_PLL 17 +#define IMX8MM_ANATOP_SYS_PLL1 18 +#define IMX8MM_ANATOP_SYS_PLL2 19 +#define IMX8MM_ANATOP_SYS_PLL3 20 +#define IMX8MM_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MM_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MM_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MM_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MM_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MM_ANATOP_VPU_PLL_BYPASS 26 +#define IMX8MM_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MM_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MM_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MM_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MM_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MM_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MM_ANATOP_GPU_PLL_OUT 33 +#define IMX8MM_ANATOP_VPU_PLL_OUT 34 +#define IMX8MM_ANATOP_ARM_PLL_OUT 35 +#define IMX8MM_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MM_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MM_ANATOP_SYS_PLL1_40M 38 +#define IMX8MM_ANATOP_SYS_PLL1_80M 39 +#define IMX8MM_ANATOP_SYS_PLL1_100M 40 +#define IMX8MM_ANATOP_SYS_PLL1_133M 41 +#define IMX8MM_ANATOP_SYS_PLL1_160M 42 +#define IMX8MM_ANATOP_SYS_PLL1_200M 43 +#define IMX8MM_ANATOP_SYS_PLL1_266M 44 +#define IMX8MM_ANATOP_SYS_PLL1_400M 45 +#define IMX8MM_ANATOP_SYS_PLL1_800M 46 +#define IMX8MM_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MM_ANATOP_SYS_PLL2_50M 48 +#define IMX8MM_ANATOP_SYS_PLL2_100M 49 +#define IMX8MM_ANATOP_SYS_PLL2_125M 50 +#define IMX8MM_ANATOP_SYS_PLL2_166M 51 +#define IMX8MM_ANATOP_SYS_PLL2_200M 52 +#define IMX8MM_ANATOP_SYS_PLL2_250M 53 +#define IMX8MM_ANATOP_SYS_PLL2_333M 54 +#define IMX8MM_ANATOP_SYS_PLL2_500M 55 +#define IMX8MM_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MM_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MM_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MM_ANATOP_CLK_CLKOUT1 59 +#define IMX8MM_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MM_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MM_ANATOP_CLK_CLKOUT2 62 + +#define IMX8MM_ANATOP_CLK_END 63 + #endif From patchwork Thu Dec 5 11:17:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3701 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B27E93FA09 for ; Thu, 5 Dec 2024 12:20:01 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d0ca174864sf473585a12.2 for ; Thu, 05 Dec 2024 03:20:01 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397601; cv=pass; d=google.com; s=arc-20240605; b=dx/pvrPC2zIqwd3Sj5xuPeONM/rM6VzWWFlP5Odv7sULNa7yPlxWndClObW7qRR97t uTbUvCVDcf6drH8Gyh6sqdaDSBHyFDbJ9c+n1JlZqBuMc0UOGtV2otiJtczwdlHco2AM DOuZ3o/06eAyM0SmNcxokoI3yU14wHzjc3aAgCcHfYkZB6/3pA9KmsIT9jOL4rKI26Fc XcDb4sxSzFEwFPyq/Is71IaDxxNj3xvZXjghLtIEqgPEnzqJZRHu0SoJWge+UZdeDG/s 5OISKYQU4AyXcaaM4oyCno0stsToFaIHQYUa0sX7rm7qRiv2odLVKgoug8n0eFjsa4D2 OKbw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=KmPKXBaYBzsD4icbzjVaibU+QopeCade9U2ge64I4R0=; fh=VKdmYyv+tqU767lNGiEgapjvB/iMQ31exrrfdXAk+yU=; b=bPalZ/P0xrOYjY9bNRiPIhMrO2xQ7gFvTuRUphRjWoKZMDT4wcQg82VJqbMAAVJP8W BQa+RFO40HLOJN8Ykf1nqFTEvnxO5hdyKxbrYEYgokIS/vmxfFewo594jlOEsQUrKTkw Yva5+gVokqVbNKKTa6pjlqTH+yDUVQH59b72UrDv4jaTJu8/E9cstuRkX9DDhYuQNl2X C6+BatSA6fdhd+DguHqA7wqPyuuC7K9Ao8c9iNc+shCj1miJxZedtZEanhAaCcMAQFbh OqYu/C5mH7ofukXp4ij+gctpC2glrOEia2H0m4J2iBR8QKm4MpYI+gcfeHX/RIQ0XqWZ xIog==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KJ41LDLI; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397601; x=1734002401; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=KmPKXBaYBzsD4icbzjVaibU+QopeCade9U2ge64I4R0=; b=iVLjobvBdHIDKUiYJcBSvNc393D5HumSBSxYmw7OcVTbPJ6NpuaTAfVcm5VUWkd2xF afTsgTMQ5I6v2fbpUlKQzLEYmfCTyefwaSl0Z2H5rMVC8hfY+8y9zBaaSsUVKFW7Nowa nr2ranT/u0XCkB1ZRnGSda8KiFolmnetrLw84= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397601; x=1734002401; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=KmPKXBaYBzsD4icbzjVaibU+QopeCade9U2ge64I4R0=; b=Fh+ktsJO7rm0YwaYNA2n5xAcQ+g6GRJd8ZHam67YeKZ+pFrnsyCfW7HadxgQ7FsV60 9BS76HqnsgY+ywmKWd8kvQoZcIFWcA3LsspCT7Id3Nkl9x98ScdcNbbcfztcLDvH/jQ+ QxXcEfl3iLtge0rH64nJUPRyCPUF5/7U5X7Z2yW4lPvTIeQ498c5j+XIkxDeAAesGH9Z ebEL30wYYl9T2niwjKLtpEhPjfcJDgGB1dQmHKjypx7//9H5o1J0O0FIHotniPEmu7rw PIUvCsvOODr+yy+0s3FfLt5Rlwh+1ANwnWy9qVQsk6xAx9Xmb/Lioz7TfYRRmFHWNnfu 5Ssw== X-Forwarded-Encrypted: i=2; AJvYcCWgaVudIlb1KyGrpc+2CHHBV+ce1koNzliwG3o+TY2GeKpDyAkRfZmQXn0CBm2V1y/4R1Z24m9ErjUC+f8E@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy48ExgjOo+8oKIUenRkM/F+08dvErIjD8XM1jKJP6DvKDl5GM7 cAks5AAz7KkWwHwLBWkSfWmIpGSdVaM9X89WG6QrrrgXNYfH72yERqDDuH4+OD5BhA== X-Google-Smtp-Source: AGHT+IGnKdZUU1qumY6VQcFZreCFuroPcwJmBtMQf+gdwd0zIFTkDHIJvZhJ9KZ9Ioj2+RwJmL/XgQ== X-Received: by 2002:a05:6402:42c8:b0:5d0:ceec:deec with SMTP id 4fb4d7f45d1cf-5d10cb55abdmr9249231a12.13.1733397601037; Thu, 05 Dec 2024 03:20:01 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:7c1:b0:5d0:9923:4b97 with SMTP id 4fb4d7f45d1cf-5d1251ffdb6ls439162a12.2.-pod-prod-07-eu; Thu, 05 Dec 2024 03:19:59 -0800 (PST) X-Received: by 2002:a17:906:cc2:b0:a9a:13f8:60b9 with SMTP id a640c23a62f3a-aa5f7de8da2mr796713666b.36.1733397599168; Thu, 05 Dec 2024 03:19:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397599; cv=none; d=google.com; s=arc-20240605; b=aJnE165uRvVwO+V2a5hYceN39NHItbwvoB/37PvQgNICYAk+9PRtFZ/EPUy8/j+v/q wx4G+BQ7olXFniBPax6hgdIx+lHSHLtUC29Eb2EK8+PKPt3TNMhi9Cf/WaOzwFNmUA5B /zPoOk/bX5DpUyrvP36fTPKDQaVywCXIqoqhDz9vXbl9UaK8c2ft8MqiLoda8hsu/dPT +jPSxih1AyPO/SApVI8kBNSib112q+K+sXJuzjuD1a0WFAN/Qq2FFEledP2+X9uOSXxr gL7nxghWRIWNk1I49NghzeJ0UICI2w5zODIOuRmLub9sk1Lh2uSTZMxIdT4sarqCrloL 7/Ew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=gOY72MHaxAftY+kPZT4cz9mX5QyWQyee4eQ/HvJFX/U=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=kzEtA4OlYCED77xyVVNM1lZnr8bSHAQesr0XQWeDBlFclRvuIE4e0ZGe61hmwAJlFt DMGQyZEhA1S7AYTfvvPIZfmW6CHQzNSLjxLp0wwgWaHw6EHxJRu7MHIItVEvwshpt3A6 1kGLMixJCG52SwKZGlFTLqznAb6YOQqbDlpWbNuX1MfDKYajd3GUhtZx8nQIRv23VcSD rG+JT6Z7+UDoqrB1mEb9RLyTLJ41rvSweYF/6WhDdqt7HMPaXd1u44IjP6W1U7wmYCNH OIX17TyyEn1HxrFfopYo4mXVSyFzQ6nqmL0VDKvuYwyT4Z7wHyIIttqe4fZxazdMmkJZ ZqZg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KJ41LDLI; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa6261bc5e6sor38037066b.17.2024.12.05.03.19.59 for (Google Transport Security); Thu, 05 Dec 2024 03:19:59 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuTHyXi8P9pMIVzyg9U/pMsEVJnOptXH+O3p/N19RThvmFHYoCATD25qWhrw3z OckY0UJgF+Gu2jcm3GalzgDw5GGlB8OPV7HM881J6Xmtn4pszAaKlJJa1ZJDhBc9MFaQtxQs3Vc aYfZ5dpS+zgI4iRGRHct5Tc78fxJ+bStJ01Du+JvyVxaWp10pUoxt0mzlPZ/eg65atooM4kfVBc /NpaejqJM7HvKzViTZPG6UsJeQ3TEWa8QFvaJvKCYh/+7VjXva6l78AqXMu12dnvzKNcBlfWgnD vuJUv64xgEwuSutnuCprfE0E9qDs6sCHo0sJgqjcG/VTsw== X-Received: by 2002:a17:906:4c1:b0:aa5:f288:e7d8 with SMTP id a640c23a62f3a-aa5f7de5826mr706812166b.26.1733397598755; Thu, 05 Dec 2024 03:19:58 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:58 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 11/20] dt-bindings: clock: imx8mn: add binding definitions for anatop Date: Thu, 5 Dec 2024 12:17:46 +0100 Message-ID: <20241205111939.1796244-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=KJ41LDLI; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New include/dt-bindings/clock/imx8mn-clock.h | 67 ++++++++++++++++++++++++ 1 file changed, 67 insertions(+) diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index 04809edab33c..732ff87a16c2 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -267,4 +267,71 @@ #define IMX8MN_CLK_END 235 +#define IMX8MN_ANATOP_CLK_DUMMY 0 +#define IMX8MN_ANATOP_CLK_32K 1 +#define IMX8MN_ANATOP_CLK_24M 2 +#define IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MN_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MN_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MN_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL 8 +#define IMX8MN_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MN_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MN_ANATOP_AUDIO_PLL1 11 +#define IMX8MN_ANATOP_AUDIO_PLL2 12 +#define IMX8MN_ANATOP_VIDEO_PLL 13 +#define IMX8MN_ANATOP_DRAM_PLL 14 +#define IMX8MN_ANATOP_GPU_PLL 15 +#define IMX8MN_ANATOP_M7_ALT_PLL 16 +#define IMX8MN_ANATOP_ARM_PLL 17 +#define IMX8MN_ANATOP_SYS_PLL1 18 +#define IMX8MN_ANATOP_SYS_PLL2 19 +#define IMX8MN_ANATOP_SYS_PLL3 20 +#define IMX8MN_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MN_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MN_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MN_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MN_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MN_ANATOP_M7_ALT_PLL_BYPASS 26 +#define IMX8MN_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MN_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MN_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MN_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MN_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MN_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MN_ANATOP_GPU_PLL_OUT 33 +#define IMX8MN_ANATOP_M7_ALT_PLL_OUT 34 +#define IMX8MN_ANATOP_ARM_PLL_OUT 35 +#define IMX8MN_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MN_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MN_ANATOP_SYS_PLL1_40M 38 +#define IMX8MN_ANATOP_SYS_PLL1_80M 39 +#define IMX8MN_ANATOP_SYS_PLL1_100M 40 +#define IMX8MN_ANATOP_SYS_PLL1_133M 41 +#define IMX8MN_ANATOP_SYS_PLL1_160M 42 +#define IMX8MN_ANATOP_SYS_PLL1_200M 43 +#define IMX8MN_ANATOP_SYS_PLL1_266M 44 +#define IMX8MN_ANATOP_SYS_PLL1_400M 45 +#define IMX8MN_ANATOP_SYS_PLL1_800M 46 +#define IMX8MN_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MN_ANATOP_SYS_PLL2_50M 48 +#define IMX8MN_ANATOP_SYS_PLL2_100M 49 +#define IMX8MN_ANATOP_SYS_PLL2_125M 50 +#define IMX8MN_ANATOP_SYS_PLL2_166M 51 +#define IMX8MN_ANATOP_SYS_PLL2_200M 52 +#define IMX8MN_ANATOP_SYS_PLL2_250M 53 +#define IMX8MN_ANATOP_SYS_PLL2_333M 54 +#define IMX8MN_ANATOP_SYS_PLL2_500M 55 +#define IMX8MN_ANATOP_SYS_PLL2_1000M 56 + +#define IMX8MN_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MN_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MN_ANATOP_CLK_CLKOUT1 59 +#define IMX8MN_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MN_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MN_ANATOP_CLK_CLKOUT2 62 + +#define IMX8MN_ANATOP_CLK_END 63 + #endif From patchwork Thu Dec 5 11:17:47 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3702 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C0E1740D6D for ; Thu, 5 Dec 2024 12:20:02 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa6219bb498sf71329166b.3 for ; Thu, 05 Dec 2024 03:20:02 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397602; cv=pass; d=google.com; s=arc-20240605; b=kxV7ZDYX1i4ci5hB9ATefC520DziN5vjOKh08MeKw/riX8WiTeryyVFSg2BOCloYrc +6s8oq4TIWD9ffuRX6DDuOh7/f+1xwh8pMSn1Z3nucVvf7b175ZNhidloTH3FAzWYL0q hhk4WXOs4LGrvmlS4OvS+7MzTfgoO+XYhTLNIGnV3RimnJoYl/JNbbJXzrWA0pMDKyq+ LLheonM0IJae8gRgGSK23yYSUYm/h33dwOXuO1zOoUPJ3yepA/w6JeB61yd5dcbK/2Db xCibjZKg4HhNF4PvlYokl0EN8u8NGlWvF9rsHc1RmQaP8oF5M9HsanQmb5LTYr1LSEZc u5kg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=iBLIE2FGgujkweestyiGlDFOJQ9LXeILJDP390rNxCw=; fh=fSdnPsK8A7hXBsw1FCTUHB2QJJf8D8tfBGPmKJZwX5k=; b=ZLqRfqr5gq1NK53ab6E3hdBEaOnwILwS+3zlRoVqwzc/mNG5cD8wR1wUm2Xq9g8k92 I7l2Wd5pM8qlQfbZBMDkiEg4Y+U7IgpIb4KttZHlkrk4kJQT0oe98d+XFp+qjYIhBpSM gOcOgbN3OE92eAmfM3q8wmeiSZQvasu8BuK6pVJKzmFYX+oNvB1YJXV5UR4AAPuUjQ2u 1By6h8f0Z2zS2rkOZ3V6PBQPv4hkOkraF7GdIZx1FVbLutq+NXxXf7ZBz58SW/jqz+lJ TV5/xUKrbeiAcJii1tPn7XnrgrBmwt0jvTjJVVsrN68O1FtvBJzSNp6v9nOHANcSEKWV rRJQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eRrgd1TF; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397602; x=1734002402; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=iBLIE2FGgujkweestyiGlDFOJQ9LXeILJDP390rNxCw=; b=cq5RTBoHWSg30tqVPjoNNnVBUWhhpXZM8pupz469WXsJyJwg19hxz8F/jdcCEDPJfO P/450Eu0gEUI6pmCP4WfwoDCiWR9qUutDXrH0kksHv32D2unYFv5d3KEu++AIB0cVAAX Qt2VOUmETdksDl+gQIEz3N1ZTiFfkfHqV81UE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397602; x=1734002402; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=iBLIE2FGgujkweestyiGlDFOJQ9LXeILJDP390rNxCw=; b=q308JAjNdvx6R8RQY2GfV5HKdR6jxZNyXcak9b7Z2R4B0UKhQsMifSo3Z2+3OeAYi4 csuQxfkV2HbLcLxJEua5dUgqfH0afdDlEsN8a8EgjvGaFpMNe4ul6QmeMlZy3P80yCdX m31+bHOj/LNO2l/Lqd0Gy5kJVH/5wiRmYt4ksOGUKm1Y8q+2hvYwgEq/ZTUwb2JDyF8Q BN7XfUT0mwEZguk7kslUuUzlx71s5QcRzdThml/WGkwet3qSwDDiSHClpqXBlyQKzacW eCTaS4td9ofkTsZXbHb5PGQ7IC46TnGsFA90UZp2/sH8UXf/c7NjuZ8DBMst44z9mnAu rfYA== X-Forwarded-Encrypted: i=2; AJvYcCWSAnEHlgEx1cJIUcqV/Vy+RSw9rP+ThA/Kp2hmEkH9yMl2agT30cPt4GjAE6Ji8/Nw/bETHAnseAmzw99I@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzV24Z2cIimgjxjcwLWL8cDZS1l5oWZNXewLeZRANWUIDmdZPu3 dbK/ZRhgXKmQnuk7NDSDV2a2oM6VFq7sFnzow+IQ4in7iUYkrj40i7qUqyb3kQV73g== X-Google-Smtp-Source: AGHT+IEfjK+2u1q+DO7N5Pgck6pJeA4nsq33z7eI3WFjxlEeM0On3InjD4cXuwdqmBv5HPC4obfAsA== X-Received: by 2002:a17:906:2931:b0:aa5:b54:7549 with SMTP id a640c23a62f3a-aa5f7dc9013mr672326166b.34.1733397602384; Thu, 05 Dec 2024 03:20:02 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d4d7:0:b0:5d0:b87c:ad0b with SMTP id 4fb4d7f45d1cf-5d125201b68ls79258a12.1.-pod-prod-03-eu; Thu, 05 Dec 2024 03:20:00 -0800 (PST) X-Received: by 2002:a17:906:1ba2:b0:aa6:2278:319d with SMTP id a640c23a62f3a-aa622784537mr243989166b.21.1733397600494; Thu, 05 Dec 2024 03:20:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397600; cv=none; d=google.com; s=arc-20240605; b=I/13nug6JSIbTfdX0EbtftdcrSczdrA0IvXf8avry2crd9tDQ6eZOXUUT9KIlKbyuw 7RwUOeswkP5BzGf1uiKr0aTFSLe8WtXjAdU1jaxPmy4f/T/g582dI7s2h60aoCIF5Ex6 1UJ3cGPQiuUnJ+JBo35Re8dQkyQDvPeOGW4119m6fkUDTj812yhlS3eJuXUvABRqWEkn hC3vo+UDWQ6Nnipp5/zX1y8Z0hvd2U1eOamTe3tOqquY6Sk9yVYflCRb1sRNffQc/uKu ObOpF0wPVLmfVWUAsPqqFllQ+n9QdS3z1qJl2haDJpPkTxd7D3b/uaIYOS1L4MGATDWh 9k8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=YQV84YY3kxNcx24ekDyafnu8RIJlZ6f4/uTM5oPtiQA=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=YKjdJjdvWeyK+9OVZ1S8bXKO7WOyu6hf9sswCVqtwhN4NzP/N9l235JA/6nGg07nTB YRc3wkBGTRGqvLrU/wh8vLV5YeiXyL1qHUFq23JEWLN9A5NcmxSFRUcr7yfo30DXN2i4 6AgxS/Qmom1FuTWnT0jl6PKUat+ATWUT159zmj8FyhH2fEqdn/7ttihLDVwKZUBkWaVw hgRtF3emiMnEU7jq8VOJC2tI8QPEN+h2sTxY/vcZNIbeqqN7Ts+UREQXZDcqgn0nrIfG HmvNSz2dTDAqBO/kwQzHydj/CFpm2vi9+KdoXp2YEt+mWXT7k1q+uaYnSwQZfb4MeZI7 zzAw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eRrgd1TF; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa6260e176dsor59299466b.13.2024.12.05.03.20.00 for (Google Transport Security); Thu, 05 Dec 2024 03:20:00 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctYTSclZLnl/a7mO/bAma5w3r39aWxD6djFziK6udlxaFyB5jJcGmyIMiJyeTJ AH4C2vN+4aax3hg73dQv5T2k9JEiahNkWDjDnQsaZegSJxuZkG1Mf+gbE1iAIkShXa0PZwoZr5r ZFwl4qXE4VF+KT7Qb61oSUWFJbq0SCTKj9ya7pGrMms7ApINqI0whiIW+Z5yROhmMgAPfXsnbwW Hpzhzs/0TGhFLKoWGtrm6FGHZDofBUyVEyaj5e3I73qAwA87RN39zMNIFHk1rVlxnWOwcZjPOLF Jzsun97G969VeVF033ySJMwchTYwIPN9CP5etXDsi6wjaQ== X-Received: by 2002:a17:906:308c:b0:aa6:2cad:2d61 with SMTP id a640c23a62f3a-aa62cad2dc3mr99811966b.19.1733397600072; Thu, 05 Dec 2024 03:20:00 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.19.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:19:59 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 12/20] dt-bindings: clock: imx8mp: add binding definitions for anatop Date: Thu, 5 Dec 2024 12:17:47 +0100 Message-ID: <20241205111939.1796244-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eRrgd1TF; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New include/dt-bindings/clock/imx8mp-clock.h | 70 ++++++++++++++++++++++++ 1 file changed, 70 insertions(+) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 3235d7de3b62..c2acba5d4555 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -402,4 +402,74 @@ #define IMX8MP_CLK_AUDIOMIX_END 59 +#define IMX8MP_ANATOP_CLK_DUMMY 0 +#define IMX8MP_ANATOP_CLK_24M 1 +#define IMX8MP_ANATOP_CLK_32K 2 +#define IMX8MP_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MP_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MP_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MP_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MP_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MP_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MP_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MP_ANATOP_SYS_PLL1_REF_SEL 10 +#define IMX8MP_ANATOP_SYS_PLL2_REF_SEL 11 +#define IMX8MP_ANATOP_SYS_PLL3_REF_SEL 12 +#define IMX8MP_ANATOP_AUDIO_PLL1 13 +#define IMX8MP_ANATOP_AUDIO_PLL2 14 +#define IMX8MP_ANATOP_VIDEO_PLL 15 +#define IMX8MP_ANATOP_DRAM_PLL 16 +#define IMX8MP_ANATOP_GPU_PLL 17 +#define IMX8MP_ANATOP_VPU_PLL 18 +#define IMX8MP_ANATOP_ARM_PLL 19 +#define IMX8MP_ANATOP_SYS_PLL1 20 +#define IMX8MP_ANATOP_SYS_PLL2 21 +#define IMX8MP_ANATOP_SYS_PLL3 22 +#define IMX8MP_ANATOP_AUDIO_PLL1_BYPASS 23 +#define IMX8MP_ANATOP_AUDIO_PLL2_BYPASS 24 +#define IMX8MP_ANATOP_VIDEO_PLL_BYPASS 25 +#define IMX8MP_ANATOP_DRAM_PLL_BYPASS 26 +#define IMX8MP_ANATOP_GPU_PLL_BYPASS 27 +#define IMX8MP_ANATOP_VPU_PLL_BYPASS 28 +#define IMX8MP_ANATOP_ARM_PLL_BYPASS 29 +#define IMX8MP_ANATOP_SYS_PLL1_BYPASS 30 +#define IMX8MP_ANATOP_SYS_PLL2_BYPASS 31 +#define IMX8MP_ANATOP_SYS_PLL3_BYPASS 32 +#define IMX8MP_ANATOP_AUDIO_PLL1_OUT 33 +#define IMX8MP_ANATOP_AUDIO_PLL2_OUT 34 +#define IMX8MP_ANATOP_VIDEO_PLL_OUT 35 +#define IMX8MP_ANATOP_DRAM_PLL_OUT 36 +#define IMX8MP_ANATOP_GPU_PLL_OUT 37 +#define IMX8MP_ANATOP_VPU_PLL_OUT 38 +#define IMX8MP_ANATOP_ARM_PLL_OUT 39 +#define IMX8MP_ANATOP_SYS_PLL3_OUT 40 +#define IMX8MP_ANATOP_SYS_PLL1_OUT 41 +#define IMX8MP_ANATOP_SYS_PLL1_40M 42 +#define IMX8MP_ANATOP_SYS_PLL1_80M 43 +#define IMX8MP_ANATOP_SYS_PLL1_100M 44 +#define IMX8MP_ANATOP_SYS_PLL1_133M 45 +#define IMX8MP_ANATOP_SYS_PLL1_160M 46 +#define IMX8MP_ANATOP_SYS_PLL1_200M 47 +#define IMX8MP_ANATOP_SYS_PLL1_266M 48 +#define IMX8MP_ANATOP_SYS_PLL1_400M 49 +#define IMX8MP_ANATOP_SYS_PLL1_800M 50 +#define IMX8MP_ANATOP_SYS_PLL2_OUT 51 +#define IMX8MP_ANATOP_SYS_PLL2_50M 52 +#define IMX8MP_ANATOP_SYS_PLL2_100M 53 +#define IMX8MP_ANATOP_SYS_PLL2_125M 54 +#define IMX8MP_ANATOP_SYS_PLL2_166M 55 +#define IMX8MP_ANATOP_SYS_PLL2_200M 56 +#define IMX8MP_ANATOP_SYS_PLL2_250M 57 +#define IMX8MP_ANATOP_SYS_PLL2_333M 58 +#define IMX8MP_ANATOP_SYS_PLL2_500M 59 +#define IMX8MP_ANATOP_SYS_PLL2_1000M 60 +#define IMX8MP_ANATOP_CLK_CLKOUT1_SEL 61 +#define IMX8MP_ANATOP_CLK_CLKOUT1_DIV 62 +#define IMX8MP_ANATOP_CLK_CLKOUT1 63 +#define IMX8MP_ANATOP_CLK_CLKOUT2_SEL 64 +#define IMX8MP_ANATOP_CLK_CLKOUT2_DIV 65 +#define IMX8MP_ANATOP_CLK_CLKOUT2 66 + +#define IMX8MP_ANATOP_CLK_END 67 + #endif From patchwork Thu Dec 5 11:17:48 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3703 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 759BF3FA09 for ; Thu, 5 Dec 2024 12:20:04 +0100 (CET) Received: by mail-lj1-f197.google.com with SMTP id 38308e7fff4ca-2ffc7fe1b6dsf5281281fa.0 for ; Thu, 05 Dec 2024 03:20:04 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397604; cv=pass; d=google.com; s=arc-20240605; b=O+fPNBoX7HD5R+48hEKUt2NPNbWhJ8BzZSfTVOuG8YV9XeJBYl33YHaZHsekkb5gFG QUvDkXbFaiLu2kc5gmJTO3DTklNb/Q90+wP0TEgEfwfFzYTe5QWIQ/G+/J2MK1r36w+y H0Q8mItJYCt25WJNLFLFWqokeIgQInqv7Mgsp3ciM0PA7iMGWdEXyukdEUte9sqPlrio taVxPFTv8vYITYt/f/RcRT+m/t4cWa2nrOWKoGoJbAr1hbZHdxYcT5IistnExgZJeNzK TOPgDvTZ6Ith5InxtQm3o3f2oRY3eMPEn/maX0N1JBefDcXfxGZl0X/2+U2HLpsCwlf/ 85iw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=uFmKfG7tuVF7sGXeVBT6Z2CTnd9z18zFOSHvGvUiFYA=; fh=BSvTkN0fe+cj/U5e8AZ1Waxa8CgTpNxkpS0J9SRR1Do=; b=POAeKvIrzgQwwaxRPzjSKf7bOp4ZI+ZCbtEH84L4FqWdihmkjZLNkKbcuxPJWPsybf C2xGcnHEQzK1SXp5voAPPkxxw2HfiUQ2HlvF2rOoIcDtyDnh9ngcmgI0iOcJsrdzflas AN+GyhiSXowQKWwvvOVErGujr4KIFVKjorfChwxKd1qrgw0JnYXlTbk8PBpM4fUpYJbO f6tMw/D1jQkU8Xzg3IK9smHP4P5u7rlyENUJAXShTMGRvBse2hUKnHD5mqbbMgxi+Jkz F3ZjIIvfrqNc5Xz/lmgKjPKMaViYUO+Yk1htDPS2ga1wFE+goi/HMwX1BisVMVYEKnQX usSQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RJKTujcJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397604; x=1734002404; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=uFmKfG7tuVF7sGXeVBT6Z2CTnd9z18zFOSHvGvUiFYA=; b=Ey1SusqalGARmLow/SvfXAQpc3wG7A3HIatXWVBPmIK9wop6Sf3H18E0Kvj3ODIxur O9uSPO3OSYKJYlGVBdinn+aXKQL0F5sY19SeHGQ6a5xrEXOgr1ba9Ilk3Jr/F5N+ImYB rnDFUJ9C1D+Mb/zmuL3IUlOoobcw2hoD9SSj0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397604; x=1734002404; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=uFmKfG7tuVF7sGXeVBT6Z2CTnd9z18zFOSHvGvUiFYA=; b=kvAJMg3/vW21Bf85j0bodbDOEAMKniuiJmBrbizWU0AcSRgTjCZ1sU5LJJw5co2A40 DlpS9End3YBPgoY/t3LH9n9YzEEKXEeGZn77j5G7rZi5SO5icdTR7XOdWpX6hxo4BTSX PFBtOczqqQaVBkQSj9vRkVR31sD8NvZSerDwTjgRn38LL4CjkgcXFMNCyIBJpxsWnyrA zzfmtaRIj6uaPyAXarZpvTh99MDmB3npWUiMefu2/192kID65fCNl/qloFx3jeQ3yW7g Jcb6KkUPzcxSwnraDrr6+ReBz1Qd7MZuKbMQInsHmbBb6PQU5C9GGRd+Q821RsR4i+6/ 5h0A== X-Forwarded-Encrypted: i=2; AJvYcCXZ4VKiGb7+9AEhRSNSrU9mI10TLpc/a93jLrNPoFl6KnC12MHh4/i+sGDZS6iB9q48nIgPQE5R2GHq8Hv8@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwBCDHlwMbK1Jpzu4jjq4FkQS62Tl2KX9KbdXznC3FkMgvI8rZA kbU+CJkXNnIdQsbKwCTuNWb0toT45Dt/v9TGWzAnUAMtI6IIUih0UCHTKcHiUr6msw== X-Google-Smtp-Source: AGHT+IFZ7rC6lUNRWFoz6ER9ykTbQaFcQbUrLpSGM7yHTQtwTNGujKXTLg8wzGGIRpyvApnnImbzCg== X-Received: by 2002:a2e:b8d2:0:b0:2fb:5014:c963 with SMTP id 38308e7fff4ca-30009c11b7cmr64715601fa.20.1733397603786; Thu, 05 Dec 2024 03:20:03 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a2e:97c6:0:b0:300:ba7:463d with SMTP id 38308e7fff4ca-3001ed8f840ls2065561fa.2.-pod-prod-08-eu; Thu, 05 Dec 2024 03:20:02 -0800 (PST) X-Received: by 2002:a05:6512:3f2a:b0:53d:a58c:c5a4 with SMTP id 2adb3069b0e04-53e12a22f0bmr5518870e87.40.1733397601719; Thu, 05 Dec 2024 03:20:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397601; cv=none; d=google.com; s=arc-20240605; b=DCcSsrrZ7MdGoTUlI33e4w/MXhdYmxrBIeX2mnAj253zF69ieX9IYiOp64v7cbz/NA G2M/5V8Wz0LskLhGlP1YgXmRzHG9d7cCf9WbdyqqluOO2nfye+h7tutJtoRVWyeN2eI9 59k9jXygJdl85CYzZet9lF3ySBH9B7BiIDUZ2dNl3fusNGQJwfCsqTI12GB1h3J7hK3U 6oiCJdTWIqxRjUOZJ7FMoJIzjr3tOINcfsLMlasJLGMQAWJg6PUMWLfhxlz3wwdVwhcv IOY1r3AyOby0dSpFQsi60mKe3yiN35oxe9DXKmqpaZAc03vK1GA296ntm2VnR+ZQI2Za HF5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=5sIT0jqKNMZhKzMLzfgvLUDfd+FJ1ix9dxzYWA8kfsM=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=fmXoBB4JMUhsZ1GW6VmEbCPH1WOR6MxZUh6FazdIM5a+BIcMZkp4xTtkwg2YyX0iDo 6gcXsSc7Vu8e7Ho5MlLxPmAS6vt8+u0+BECyrIjmSNBHAxbjfaSYutZBoAmkvCsmnmLd st08LotDmPcLK9R2emBDahcnEbmAXDx072g1qf0R/9lUffQ8IGZLKn9Lhy14lRAGq0yc UHMQcYK36hkb6NU86uVNveFaEbdQjdEnH3W9qCo31KbzRSIElXXe3vZ99UKcLSk6Bs5Z W9UrOFylGudcl/ibPMrULZO+qSyGc1NtxUYJLMlgxpN+wnoDBVstiecQrZ3UGvus2kSe oj4g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RJKTujcJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa6260b9b5esor44020066b.17.2024.12.05.03.20.01 for (Google Transport Security); Thu, 05 Dec 2024 03:20:01 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvAYrB0sDvy8c52s4eP9D+CKxNT6jrIYObhclgRrd4n773WKiyRl7/IjBNDOmY Ngy5vv1651pA8qX4pCb7LsR70nANJkEgmvuyBL2ztYITr5rZPECFZ1MVKae+r4yf7bPq9RpnEND /nkCohrVpZWYFi8v3OWqMEgKYtSOHbH+qr4TPTlbGinnEyjRerXMqxK2HTtdsFdCKOs8ZJZdL8z NY37XWQV+Dwu00ZKgFyEC167ad49CngkdtFsDR8lBK0rVIeWvQr7Hds2ZUNEpWbz/c62nqIlqEV bYBfi5MvvkT97nTcKF4W0dajPtS6o8SkRREcouOJ3NDHjg== X-Received: by 2002:a17:907:7847:b0:aa6:2a5c:fee2 with SMTP id a640c23a62f3a-aa62a5d4b52mr116294366b.31.1733397601340; Thu, 05 Dec 2024 03:20:01 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:00 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 13/20] clk: imx: add hw API imx8m_anatop_get_clk_hw Date: Thu, 5 Dec 2024 12:17:48 +0100 Message-ID: <20241205111939.1796244-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RJKTujcJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi --- Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 28 ++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 7 +++++++ 2 files changed, 35 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..9a21f233e105 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,34 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); +#if defined(CONFIG_CLK_IMX8MM) || defined(CONFIG_CLK_IMX8MM_MODULE) || \ + defined(CONFIG_CLK_IMX8MN) || defined(CONFIG_CLK_IMX8MN_MODULE) || \ + defined(CONFIG_CLK_IMX8MP) || defined(CONFIG_CLK_IMX8MP_MODULE) || \ + defined(CONFIG_CLK_IMX8MQ) || defined(CONFIG_CLK_IMX8MQ_MODULE) +struct clk_hw *imx8m_anatop_get_clk_hw(int id) +{ +#if defined(CONFIG_CLK_IMX8MQ) || defined(CONFIG_CLK_IMX8MQ_MODULE) + const char *compatible = "fsl,imx8mq-anatop"; +#else + const char *compatible = "fsl,imx8mm-anatop"; +#endif + struct device_node *np; + struct of_phandle_args args; + struct clk_hw *hw; + + np = of_find_compatible_node(NULL, NULL, compatible); + args.np = np; + args.args_count = 1; + args.args[0] = id; + of_node_put(np); + + hw = __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx8m_anatop_get_clk_hw); +#endif + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..52055fda3058 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,11 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); +#if defined(CONFIG_CLK_IMX8MM) || defined(CONFIG_CLK_IMX8MM_MODULE) || \ + defined(CONFIG_CLK_IMX8MN) || defined(CONFIG_CLK_IMX8MN_MODULE) || \ + defined(CONFIG_CLK_IMX8MP) || defined(CONFIG_CLK_IMX8MP_MODULE) || \ + defined(CONFIG_CLK_IMX8MQ) || defined(CONFIG_CLK_IMX8MQ_MODULE) +struct clk_hw *imx8m_anatop_get_clk_hw(int id); +#endif + #endif From patchwork Thu Dec 5 11:17:49 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3704 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 03EF840D6D for ; Thu, 5 Dec 2024 12:20:06 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0d329cea3sf712759a12.1 for ; Thu, 05 Dec 2024 03:20:06 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397605; cv=pass; d=google.com; s=arc-20240605; b=ZN/Vppp105FrIh90NkTYUOJjrMRkawzfLdWZ858NqV+mW724gp0bwGua4AnY+hTTF+ iEgKBChh4MUFhOQlbPLU8ShiBy9NHca2/51fUfSzA8eEPLMgq9KR5WJSBmMMLL95CxMT p9BxEE6iFuuihpsNbrbcmsTPyrjF0i4E9Uw1otsX+8LDAZjqpboBb8ZG+HqEgCvaZz3m 1Izzq/wAwURQhid0kPBd30jYcO7Rsq2HtaibA+yPedBBVDHPG7fccV9fdt9T8j03KS3K EFZG8Ph9fy/kao53XRfXcY8aryxy+/PjCMih1o10kEftLq7usj3W9j1SNRsleswZekAk zeMg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=gkSV6HzSdDQUno+Sprm7n5esLI3FEO9Gf5qp5KUDaKs=; fh=L0Jch6vnLNPhcy87AmCupgF8+7kj6mzQUP3aKHDWRAk=; b=fw+4dXgkkHTeT/nsJ41Hd+paI5fDPFWZsO4OR0//TNmjBNGmNbPpQbaIV4AoZQhw4P fc9oNxS9SA9s3uypMbElxs+89Zzh3rsoTMQaKwnbLlA9o59RZ194fhK9Dh01R56sRBef m2lFbTazUv6VdQRtV1f0c2IsdaEDJSz6tPxz2fw8LDJZL58EkC/oZo+r/zxcEhvBrphZ hTnOG+n/24lhfjjQEUHwDNDKjBHF1DuL4CTOuABYGW5mOQSm0/1/y/ctMwEbHWFyKq62 vW3fZtPCmTnjrOD0pyAhoLpSfh1/cEWotjfemj1orlZC/MMXomDpgoFfrJNGvzPQJr62 1QTQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=F2flEcuV; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397605; x=1734002405; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=gkSV6HzSdDQUno+Sprm7n5esLI3FEO9Gf5qp5KUDaKs=; b=kM8ksiiJHGaHcyE8YQ3XBvnxphPIpuFMYrGsO+i0SlFdu52qtAaeZ6Q+B9BeXnUVbH jK35RwPzmxWl9mliZJNK06wrnIzBttpci5+5QxVZjImtKEoh88AcyB6j4ddKV1MJib7C BsvvwHYthNEHzIF9r7xG91Nw7lZHIkVLqGov0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397605; x=1734002405; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=gkSV6HzSdDQUno+Sprm7n5esLI3FEO9Gf5qp5KUDaKs=; b=YV5IO1UoYmFuPPg3omhQ9OH1SeFk5obVgLqR0xPDYKIpHY/VCf0taNSIZShRyczOyX Ar0ILPuBZOHSJH98/6+DACnk0jV5i8iWMIaruHA3mmXIccV2GGP5OP++mdeCI80E1NY8 cgmFO4zAtXhszXf6R5QXcNfu4UGF7+LTRlyZrZvy2ctZsGiTruRQkuwA5SLVQ8wwFT61 vcYpy0fL4GQRZi4fZ/ZEPyKaXFmTcMTG0RvCLTkgOJLReRTIV1r5ldb2Ym+S9/QF1d0s tlNkt5m3bgR2D0Pw6TQd0Ase0Nl4oteXlHnwUZcvzNdzbrr5SN9QoK1862h3gGzCr+eQ c8zQ== X-Forwarded-Encrypted: i=2; AJvYcCUtyeaqQwVFU+jdiWkoQdTG1hyQaRva/5W6TANbK56GAzqmW4Y/DHIyhnSNvjEAsLRge+wo922amzBC3VrM@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzPgTlHAPDz9IQAzZRtNiFstHoYWq3B3xynFr1slhDUDIZZhIIU jDIcsujKBFWo0CT3odsQbinXhIqxfmJpzj6OOZeHW+2EmRCtwFeK0zVpDqZcadIqTw== X-Google-Smtp-Source: AGHT+IGmgllTZsBjYs2zA8t/y91x+rNSaW0bFSOxUi4wrBXo1MJnRuFx/1D3P6Ep0yRmIIech6cjkA== X-Received: by 2002:a05:6402:2299:b0:5d1:2631:b88a with SMTP id 4fb4d7f45d1cf-5d12631bb3emr2163339a12.17.1733397605278; Thu, 05 Dec 2024 03:20:05 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c38a:0:b0:5d0:bf73:1c41 with SMTP id 4fb4d7f45d1cf-5d125221506ls287462a12.2.-pod-prod-02-eu; Thu, 05 Dec 2024 03:20:03 -0800 (PST) X-Received: by 2002:a17:906:31d1:b0:aa6:2b8b:20c6 with SMTP id a640c23a62f3a-aa62b8b2e0dmr127464066b.20.1733397603249; Thu, 05 Dec 2024 03:20:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397603; cv=none; d=google.com; s=arc-20240605; b=Mj4TIo+Qbc+VjRJb2G98JEqf3FuoYvid7hoFnW7huao4RF6RLppKHr/vfU9nfWTRwm fNvguKYEq6Hj6NSqRk6peK70G1mEuLR6XXelmsDHwZhuJpS6DaspMFUVgsAUlg22Ztlb ga4NLKHqIPSbFRzizwISiu9S1UBfIxwiOf44UkEbdu6ZeH/a3KGIFr2/FuELlyUvsxvE DHgu/QUfeEv2rQVIZxn8iKRNPAkexqt0JaIRwVJmjPY5a1AXA4utFctKRjHR7bN8XKxr Xdvv9rRrV/JaBtc7vx/sBV6+iQSmg+I/60ttHH9GWE1iyYZ8Qg3VCLRc+YwN3Bua7y/2 ZV5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=se28ywwRnJqzhhKFYsn5AZzruIvGhseoSJzZPJQZRw0=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=f/pZ4logVrecXwNqT6GDLhVRZEJUiv9NR91/GwL0d2Rgn3w8rwseqUEJ+pA0H2k2KQ ZBAiqNxiF9rTFn0RF4LtyWRJDSjdccDXeuyRAKmDkenr4V0lBO9mVurRegQ4h1Q3Gsvv +cY1schR1DnARt13QGcdeCmFuGgRPzsxA4pLJaqBmbQ3DOx1ZeHoeA39V5t6hNj3pLqt QohL/6pDFhpqZ50M/i1CkixUymTJnDmQka4O/VNhLI/WKMuUqNP4lLiafq8fPsURpg69 aL+P1uDu7H3GnUpKunxc0ngSYRQplLclK/ND6gJrXpL8PuRG7iVpdnwS40ci03l1ib1V gp4A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=F2flEcuV; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625e96dc1sor49746766b.7.2024.12.05.03.20.03 for (Google Transport Security); Thu, 05 Dec 2024 03:20:03 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsD7GZgm8XgA6FMZFwVl+kSfvTQMe8alAHchI4JYeGCjVQq3nqEO8qBChhkYOI H+B1vMoB6eZ8FdB19JFD4qYypZQ1A8v0rTV9cZN4Zg5tVuvVTPHTUcVESgglvSU2k3LT82pjLyy fuMHIYhbwaWtWZ7UrWwsZQk429SpoOtMjub1Kunk7+69K3XifGB+MKHpzzeEiByMdm1MKM1Lh+j Afg10tO3kaSOHuhA2oBqqWijR1Ogr+uzKpfRQWSRku/GgWajfWJDOeOxeYUCIXtnRxGZbISH5xh 9LLds9HsDXe/q4OKecFxzH9awdVaMYu5ykkRXeWuxaPwtg== X-Received: by 2002:a17:906:328d:b0:aa5:30c0:384b with SMTP id a640c23a62f3a-aa5f7d4d1f6mr784613466b.24.1733397602669; Thu, 05 Dec 2024 03:20:02 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:02 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 14/20] clk: imx: add support for i.MX8MN anatop clock driver Date: Thu, 5 Dec 2024 12:17:49 +0100 Message-ID: <20241205111939.1796244-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=F2flEcuV; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Support NXP i.MX8M anatop PLL module which generates PLLs to CCM root. By doing so, we also simplify the CCM driver code. The changes are backward compatible. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New drivers/clk/imx/Makefile | 2 +- drivers/clk/imx/clk-imx8mn-anatop.c | 281 ++++++++++++++++++++++++++++ drivers/clk/imx/clk-imx8mn.c | 175 ++++++++--------- 3 files changed, 355 insertions(+), 103 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 03f2b2a1ab63..f0f1d01c68f8 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -26,7 +26,7 @@ mxc-clk-objs += clk-gpr-mux.o obj-$(CONFIG_MXC_CLK) += mxc-clk.o obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o -obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn.o +obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn-anatop.o clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) += clk-imx8mp.o clk-imx8mp-audiomix.o obj-$(CONFIG_CLK_IMX8MQ) += clk-imx8mq.o diff --git a/drivers/clk/imx/clk-imx8mn-anatop.c b/drivers/clk/imx/clk-imx8mn-anatop.c new file mode 100644 index 000000000000..9b1dcb904575 --- /dev/null +++ b/drivers/clk/imx/clk-imx8mn-anatop.c @@ -0,0 +1,281 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * clk-imx8mn-anatop.c - NXP i.MX8MN anatop clock driver + * + * Copyright (c) 2022 Dario Binacchi + */ + +#include + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; +static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; +static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; +static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", + "dummy", "dummy", "gpu_pll_out", "dummy", + "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", + "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **hws; + +static int imx8mn_anatop_clocks_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + void __iomem *base; + int ret; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) { + dev_err(dev, "failed to get base address\n"); + return PTR_ERR(base); + } + + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, + IMX8MN_ANATOP_CLK_END), + GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num = IMX8MN_ANATOP_CLK_END; + hws = clk_hw_data->hws; + + hws[IMX8MN_ANATOP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); + hws[IMX8MN_ANATOP_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_ANATOP_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); + + hws[IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL] = + imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL] = + imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_VIDEO_PLL_REF_SEL] = + imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_DRAM_PLL_REF_SEL] = + imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_GPU_PLL_REF_SEL] = + imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL] = + imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_ARM_PLL_REF_SEL] = + imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_SYS_PLL3_REF_SEL] = + imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + + hws[IMX8MN_ANATOP_AUDIO_PLL1] = + imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", + base, &imx_1443x_pll); + hws[IMX8MN_ANATOP_AUDIO_PLL2] = + imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", + base + 0x14, &imx_1443x_pll); + hws[IMX8MN_ANATOP_VIDEO_PLL] = + imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", + base + 0x28, &imx_1443x_pll); + hws[IMX8MN_ANATOP_DRAM_PLL] = + imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, + &imx_1443x_dram_pll); + hws[IMX8MN_ANATOP_GPU_PLL] = + imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_M7_ALT_PLL] = + imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", + base + 0x74, &imx_1416x_pll); + hws[IMX8MN_ANATOP_ARM_PLL] = + imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); + hws[IMX8MN_ANATOP_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); + hws[IMX8MN_ANATOP_SYS_PLL3] = + imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, + &imx_1416x_pll); + + /* PLL bypass out */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_BYPASS] = + imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, + audio_pll1_bypass_sels, + ARRAY_SIZE(audio_pll1_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_AUDIO_PLL2_BYPASS] = + imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, + audio_pll2_bypass_sels, + ARRAY_SIZE(audio_pll2_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_VIDEO_PLL_BYPASS] = + imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, + video_pll_bypass_sels, + ARRAY_SIZE(video_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_DRAM_PLL_BYPASS] = + imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, + dram_pll_bypass_sels, + ARRAY_SIZE(dram_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_GPU_PLL_BYPASS] = + imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, + gpu_pll_bypass_sels, + ARRAY_SIZE(gpu_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_M7_ALT_PLL_BYPASS] = + imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, + m7_alt_pll_bypass_sels, + ARRAY_SIZE(m7_alt_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_ARM_PLL_BYPASS] = + imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, + arm_pll_bypass_sels, + ARRAY_SIZE(arm_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_SYS_PLL3_BYPASS] = + imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, + sys_pll3_bypass_sels, + ARRAY_SIZE(sys_pll3_bypass_sels), + CLK_SET_RATE_PARENT); + + /* PLL out gate */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_OUT] = + imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", + base, 13); + hws[IMX8MN_ANATOP_AUDIO_PLL2_OUT] = + imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", + base + 0x14, 13); + hws[IMX8MN_ANATOP_VIDEO_PLL_OUT] = + imx_clk_hw_gate("video_pll_out", "video_pll_bypass", + base + 0x28, 13); + hws[IMX8MN_ANATOP_DRAM_PLL_OUT] = + imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", + base + 0x50, 13); + hws[IMX8MN_ANATOP_GPU_PLL_OUT] = + imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", + base + 0x64, 11); + hws[IMX8MN_ANATOP_M7_ALT_PLL_OUT] = + imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", + base + 0x74, 11); + hws[IMX8MN_ANATOP_ARM_PLL_OUT] = + imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", + base + 0x84, 11); + hws[IMX8MN_ANATOP_SYS_PLL3_OUT] = + imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", + base + 0x114, 11); + + /* SYS PLL1 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL1_OUT] = + imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); + hws[IMX8MN_ANATOP_SYS_PLL1_40M] = + imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL1_80M] = + imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL1_100M] = + imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL1_133M] = + imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL1_160M] = + imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL1_200M] = + imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL1_266M] = + imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL1_400M] = + imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL1_800M] = + imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + + /* SYS PLL2 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL2_OUT] = + imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); + hws[IMX8MN_ANATOP_SYS_PLL2_50M] = + imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL2_100M] = + imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL2_125M] = + imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL2_166M] = + imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL2_200M] = + imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL2_250M] = + imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL2_333M] = + imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL2_500M] = + imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL2_1000M] = + imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); + + hws[IMX8MN_ANATOP_CLK_CLKOUT1_SEL] = + imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT1_DIV] = + imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, + 0, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT1] = + imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_SEL] = + imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_DIV] = + imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, + 16, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT2] = + imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); + + imx_check_clk_hws(hws, IMX8MN_ANATOP_CLK_END); + + ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + imx_unregister_hw_clocks(hws, IMX8MN_ANATOP_CLK_END); + return dev_err_probe(dev, ret, + "failed to register anatop clock provider\n"); + } + + dev_info(dev, "NXP i.MX8MN anatop clock driver probed\n"); + return 0; +} + +static const struct of_device_id imx8mn_anatop_clk_of_match[] = { + { .compatible = "fsl,imx8mn-anatop" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx8mn_anatop_clk_of_match); + +static struct platform_driver imx8mn_anatop_clk_driver = { + .probe = imx8mn_anatop_clocks_probe, + .driver = { + .name = "imx8mn-anatop", + /* + * Disable bind attributes: clocks are not removed and + * reloading the driver will crash or break devices. + */ + .suppress_bind_attrs = true, + .of_match_table = imx8mn_anatop_clk_of_match, + }, +}; + +module_platform_driver(imx8mn_anatop_clk_driver); + +MODULE_AUTHOR("Dario Binacchi "); +MODULE_DESCRIPTION("NXP i.MX8MN anatop clock driver"); +MODULE_LICENSE("GPL"); diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index ab77e148e70c..588cebce6c9d 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -24,16 +24,6 @@ static u32 share_count_disp; static u32 share_count_pdm; static u32 share_count_nand; -static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; -static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; -static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; -static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; -static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; -static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; - static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; @@ -308,11 +298,6 @@ static const char * const imx8mn_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sy "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", - "dummy", "dummy", "gpu_pll_out", "dummy", - "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", - "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; - static struct clk_hw_onecell_data *clk_hw_data; static struct clk_hw **hws; @@ -323,6 +308,10 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) void __iomem *base; int ret; + base = devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, IMX8MN_CLK_END), GFP_KERNEL); if (WARN_ON(!clk_hw_data)) @@ -331,99 +320,84 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) clk_hw_data->num = IMX8MN_CLK_END; hws = clk_hw_data->hws; - hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); - hws[IMX8MN_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); - hws[IMX8MN_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_CLK_DUMMY] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_DUMMY); + hws[IMX8MN_CLK_24M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_24M); + hws[IMX8MN_CLK_32K] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_32K); hws[IMX8MN_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); hws[IMX8MN_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); hws[IMX8MN_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); hws[IMX8MN_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); - np = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); - base = devm_of_iomap(dev, np, 0, NULL); - of_node_put(np); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } - - hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - - hws[IMX8MN_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); - hws[IMX8MN_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MN_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); - hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); - hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); - hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); - hws[IMX8MN_ARM_PLL] = imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, &imx_1416x_pll); - hws[IMX8MN_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); - hws[IMX8MN_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); - hws[IMX8MN_SYS_PLL3] = imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, &imx_1416x_pll); + hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL); + hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL); + hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_REF_SEL); + hws[IMX8MN_DRAM_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_REF_SEL); + hws[IMX8MN_GPU_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_REF_SEL); + hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL); + hws[IMX8MN_ARM_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_REF_SEL); + hws[IMX8MN_SYS_PLL3_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_REF_SEL); + + hws[IMX8MN_AUDIO_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1); + hws[IMX8MN_AUDIO_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2); + hws[IMX8MN_VIDEO_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL); + hws[IMX8MN_DRAM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL); + hws[IMX8MN_GPU_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL); + hws[IMX8MN_M7_ALT_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL); + hws[IMX8MN_ARM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL); + hws[IMX8MN_SYS_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1); + hws[IMX8MN_SYS_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2); + hws[IMX8MN_SYS_PLL3] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3); /* PLL bypass out */ - hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_ARM_PLL_BYPASS] = imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_SYS_PLL3_BYPASS] = imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_BYPASS); + hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_BYPASS); + hws[IMX8MN_VIDEO_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_BYPASS); + hws[IMX8MN_DRAM_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_BYPASS); + hws[IMX8MN_GPU_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_BYPASS); + hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_BYPASS); + hws[IMX8MN_ARM_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_BYPASS); + hws[IMX8MN_SYS_PLL3_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_BYPASS); /* PLL out gate */ - hws[IMX8MN_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); - hws[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MN_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); - hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); - hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); - hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); - hws[IMX8MN_ARM_PLL_OUT] = imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11); - hws[IMX8MN_SYS_PLL3_OUT] = imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11); + hws[IMX8MN_AUDIO_PLL1_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_OUT); + hws[IMX8MN_AUDIO_PLL2_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_OUT); + hws[IMX8MN_VIDEO_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_OUT); + hws[IMX8MN_DRAM_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_OUT); + hws[IMX8MN_GPU_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_OUT); + hws[IMX8MN_M7_ALT_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_OUT); + hws[IMX8MN_ARM_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_OUT); + hws[IMX8MN_SYS_PLL3_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_OUT); /* SYS PLL1 fixed output */ - hws[IMX8MN_SYS_PLL1_OUT] = imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); - hws[IMX8MN_SYS_PLL1_40M] = imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); - hws[IMX8MN_SYS_PLL1_80M] = imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); - hws[IMX8MN_SYS_PLL1_100M] = imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); - hws[IMX8MN_SYS_PLL1_133M] = imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); - hws[IMX8MN_SYS_PLL1_160M] = imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); - hws[IMX8MN_SYS_PLL1_200M] = imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); - hws[IMX8MN_SYS_PLL1_266M] = imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); - hws[IMX8MN_SYS_PLL1_400M] = imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); - hws[IMX8MN_SYS_PLL1_800M] = imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + hws[IMX8MN_SYS_PLL1_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_OUT); + hws[IMX8MN_SYS_PLL1_40M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_40M); + hws[IMX8MN_SYS_PLL1_80M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_80M); + hws[IMX8MN_SYS_PLL1_100M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_100M); + hws[IMX8MN_SYS_PLL1_133M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_133M); + hws[IMX8MN_SYS_PLL1_160M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_160M); + hws[IMX8MN_SYS_PLL1_200M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_200M); + hws[IMX8MN_SYS_PLL1_266M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_266M); + hws[IMX8MN_SYS_PLL1_400M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_400M); + hws[IMX8MN_SYS_PLL1_800M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_800M); /* SYS PLL2 fixed output */ - hws[IMX8MN_SYS_PLL2_OUT] = imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); - hws[IMX8MN_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); - hws[IMX8MN_SYS_PLL2_100M] = imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); - hws[IMX8MN_SYS_PLL2_125M] = imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); - hws[IMX8MN_SYS_PLL2_166M] = imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); - hws[IMX8MN_SYS_PLL2_200M] = imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); - hws[IMX8MN_SYS_PLL2_250M] = imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); - hws[IMX8MN_SYS_PLL2_333M] = imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); - hws[IMX8MN_SYS_PLL2_500M] = imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); - hws[IMX8MN_SYS_PLL2_1000M] = imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); - - hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, 0, 4); - hws[IMX8MN_CLK_CLKOUT1] = imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); - hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, 16, 4); - hws[IMX8MN_CLK_CLKOUT2] = imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); - - np = dev->of_node; - base = devm_platform_ioremap_resource(pdev, 0); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } + hws[IMX8MN_SYS_PLL2_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_OUT); + hws[IMX8MN_SYS_PLL2_50M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_50M); + hws[IMX8MN_SYS_PLL2_100M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_100M); + hws[IMX8MN_SYS_PLL2_125M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_125M); + hws[IMX8MN_SYS_PLL2_166M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_166M); + hws[IMX8MN_SYS_PLL2_200M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_200M); + hws[IMX8MN_SYS_PLL2_250M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_250M); + hws[IMX8MN_SYS_PLL2_333M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_333M); + hws[IMX8MN_SYS_PLL2_500M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_500M); + hws[IMX8MN_SYS_PLL2_1000M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_1000M); + + hws[IMX8MN_CLK_CLKOUT1_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1_SEL); + hws[IMX8MN_CLK_CLKOUT1_DIV] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1_DIV); + hws[IMX8MN_CLK_CLKOUT1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1); + hws[IMX8MN_CLK_CLKOUT2_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2_SEL); + hws[IMX8MN_CLK_CLKOUT2_DIV] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2_DIV); + hws[IMX8MN_CLK_CLKOUT2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2); /* CORE */ hws[IMX8MN_CLK_A53_DIV] = imx8m_clk_hw_composite_core("arm_a53_div", imx8mn_a53_sels, base + 0x8000); @@ -599,18 +573,15 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); if (ret < 0) { - dev_err(dev, "failed to register hws for i.MX8MN\n"); - goto unregister_hws; + imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); + return dev_err_probe(dev, ret, + "failed to register hws for i.MX8MN\n"); } imx_register_uart_clocks(); + dev_info(dev, "NXP i.MX8MN ccm clock driver probed\n"); return 0; - -unregister_hws: - imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); - - return ret; } static const struct of_device_id imx8mn_clk_of_match[] = { From patchwork Thu Dec 5 11:17:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3705 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 7889F3FA09 for ; Thu, 5 Dec 2024 12:20:07 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0e56a2cf8sf546937a12.1 for ; Thu, 05 Dec 2024 03:20:07 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397607; cv=pass; d=google.com; s=arc-20240605; b=iAB5nmcD+edJQjHCbsg1nSkRgEAZSWCAcLBnysApx/kP5CMapktuH0g39Y8JHnR09e +7Z0+F2zxypOr2isI9knqqkWOUPaKMhKxhty2iOkayj6l5Z6aYwx/d4v5ZRJdwKKnotF WI9E3t5RH1oaMZa3fCt/p2sB4H3Pjsa7EJS8pDZHv6zYLsd+BtjP3P2/LJH1Mm5CEjnN KIsIr5ViQ9/Hu/XCRT6xACGsuC4RAVRXWRe1VhJ2Hu4/sewDwG+SGraSVCi0KEo9lXsE l2hAsR5JwTkiatWsudZkxPmYGCOh2If/NCtU9QCL4JPyv9DMTU6qwgU4oFt6R/PQ0G7z w6iA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=nRYOJ5uQlSvlFhsyr1XT/cQuSTRIQKH3069vCRoEdtM=; fh=bWJn2ZKlJU5yOYW7OInNt0CgERWMN1k10LgwqYdYflI=; b=WMF3VbywLxQema3q8yyJv1A1U1ITDDIf6f1851qTEsUvXDVTgOgVc+hdqZKdFbbZzX hFWVin9N9pDsaIpTUiKF6WN+gijVjjhJaNvVCH8u3qtBVWAtan/mxRmUWGyHN23/Wn3Z Vpvz6sjccWQz9sFjGwEft3CSZYu7hTG5CDPG1ajdeIpdVTNcL+A+stwIU0hrE1Tgy4xz XttiAraDz997Pil4kokvQPJL/Qdkiy1qyemprP39Pt0NaqckVPIhvc4FmLMfaBcKMtGj tLrvk8/reFaLQpAEiVPWE7ywXPxIUo+0g0nnl6L4RqOe5bWDm2jUJgDcLf6Bz3lfgKCZ vNmQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VQPNLVZN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397607; x=1734002407; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=nRYOJ5uQlSvlFhsyr1XT/cQuSTRIQKH3069vCRoEdtM=; b=iiuIbnayQToLVyq3Z03uwhIZi5ZSUlWeQ1I7H8tQi+ujbigAMLlTcqaOYW02H3oFzH zLlv30zT4PjmhcKUB8G0+GZtvgvqcoGQthGHo8dJmM+n7kcPuPE+k9FbZg7QTfRcRESa uXD90NOUEkDo6uJcxtdgihMygGRH8TX2l9BM8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397607; x=1734002407; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=nRYOJ5uQlSvlFhsyr1XT/cQuSTRIQKH3069vCRoEdtM=; b=rATkpuDaaJSdl0vTUzy0bUUVmunBWPcSlk8TGsrbGYn6WkVJMeXkPP8kNySkBrfLws fnn2N/j5qexJyQyrnA/101yzyPsjrGqF71Q3PAQpvsIJy6hDVWq+ZBN0RoWhb9QS/fym uVbhC5YGNG7QZpV+eJ3mqmWryAXC/9Cm66PFDVChDj/Hvt4KARkAoOCXwgWDz0rXk7kR EWi4hJ+4S72VVxLO/+eBRtPnBsa+2AcVTxV53xKYhJ1JY5iYJAWPMxWV+Dy1f4WWymMG bNJiwz9BJArm5kqw6f2r+6TSyYpgWMgjMWIVJHsIdnM26yb72mbsT511p9vW1F6tki/T fwsQ== X-Forwarded-Encrypted: i=2; AJvYcCXtTIWnv+PrKRMzC42MXriD6qVaDEE5xJAPO/u6ei27IkxtrJtwIDaFVQu1kfukpnH0wIvL/HN6tDYqJcUE@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy7FrlC/vgPtOKhDR7YETcoK344Cmq3wkCiG8bRtw4CUGHOvEv6 QDxG6GQL7KTLp+RcPXl3L4RhS7aTiLQJPy20d1Uqh/8XCRuWdfPgSQ42kGdy27GYJA== X-Google-Smtp-Source: AGHT+IEXcNQMj9HYfgh+Y0RSydGE+DQPvYP/Zy1x2yTSwTun+z70dLZgxJhtpMvAo6QXhZK/kK2FoA== X-Received: by 2002:a05:6402:4001:b0:5d1:2631:b897 with SMTP id 4fb4d7f45d1cf-5d12631bb8bmr2079891a12.14.1733397607091; Thu, 05 Dec 2024 03:20:07 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:a458:0:b0:5d1:22ba:45ef with SMTP id 4fb4d7f45d1cf-5d125008eeels412555a12.0.-pod-prod-07-eu; Thu, 05 Dec 2024 03:20:05 -0800 (PST) X-Received: by 2002:a17:907:7808:b0:aa6:24ff:7eb8 with SMTP id a640c23a62f3a-aa624ff84ffmr171881966b.7.1733397604897; Thu, 05 Dec 2024 03:20:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397604; cv=none; d=google.com; s=arc-20240605; b=U77aOdH2A3X7EnE5yyzABQeer2NupjbXKKkm5bnJI0rNx/8FIE+ub+MiqYLtwOIm8E IC0/XC7ABu/YRB9xdStcmG4UglLbfg/XIwEIS38X+GKGovPAcNaXYXtl00zkfbJNCX1X I1x+v0J/IsG1uHb5dCFZJX3zX8Wg/FxYOsvPkqkU/EClMm45ht/tR5cW3t00j9mmW/oF Qz6EdUQeaHv4o9NK8TJtZa53NZxZaEefDXB1g1vb8JvGT/QAZaO7P60l7ALnuorpcQSJ g2XuRNmVgCTBiXiXdSFuPYZ1G8tQ2Zp5H41hSL0GgQnG5baV3IhPRqORs53HZ+NvYxWM MrnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8qxAaFLk5+E1lAMIL+qkYRoUyf16X1PKrF8INezZ3F8=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=CiHnqh1Ojmugt/n5HF7LjnhP+hxEFEheQRd4k4s4kk8RW8sv83imungtl3AvMsUhjq 0v85yhHnCIlEEXrxWAo8fMuIkHsmBJiAX4yxYlNpSlHJNd/1qjjwz51fhbTwOw8j/YzB 3b8RUBNubZid3EVcp1LIvmd3BC2IfftfGJ32O7EQOXvDfxN/+C6H1u95PNeoSVrrFcEm tFfB6nDByeXICGrB6hDs6kQ3BGdvjEwhkBlcpg6w89DuCzc2L/cHd0oHvibJIheJjaJk BJOXIdwKWNRwLOTEZi2X/EZWegC53UV/347NxnHdSwKJWx6P/DuDQmalloP2mUbliO6L NKOg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VQPNLVZN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625f63303sor43553266b.11.2024.12.05.03.20.04 for (Google Transport Security); Thu, 05 Dec 2024 03:20:04 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsXeng+uvpQqdRdqjDsnEaZim/CXd985PE3rJhBTDsw5uEabkBhl0vixhGYpHW i8VHM8cajP0vr4rI4erd7Am3vcKQ6qRLyt0PbS/UxiKGTRzEtBzMjTfIfeprU1BLZX8RgebDshl 4+sKU1xs+WWQbSxKvsL616WeK1UD4SUhGxLm6xoPUKUeSXBtM8myf6wf1M9O/8Q2rhr9FQOBZKW 7xp4lkLVCbzTK72+6EV/HykB6UDCaDLb8DNKcGlxXrAcZ80zfxj9DKLakkxESwcJHWr818tnfw3 HI8AkryqXaeWeNU8fSpY8jkKAJGuJOxD89rGgmK7kgSlmg== X-Received: by 2002:a17:906:32c3:b0:aa5:43ee:2ff6 with SMTP id a640c23a62f3a-aa5f7d011c6mr812629366b.1.1733397604406; Thu, 05 Dec 2024 03:20:04 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:04 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 15/20] dt-bindings: clock: imx8m-clock: support spread spectrum clocking Date: Thu, 5 Dec 2024 12:17:50 +0100 Message-ID: <20241205111939.1796244-16-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VQPNLVZN; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The patch adds the DT bindings for enabling and tuning spread spectrum clocking generation. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - Drop "fsl,ssc-clocks" property. The other added properties now refer to the clock list. - Updated minItems and maxItems of - clocks - clock-names - fsl,ssc-modfreq-hz - fsl,ssc-modrate-percent - fsl,ssc-modmethod - Updated the dts examples Changes in v3: - Added in v3 - The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. .../bindings/clock/imx8m-clock.yaml | 77 +++++++++++++++++-- 1 file changed, 71 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index c643d4a81478..83036f6d2274 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -29,12 +29,12 @@ properties: maxItems: 2 clocks: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 clock-names: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 '#clock-cells': const: 1 @@ -43,6 +43,34 @@ properties: ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8m-clock.h for the full list of i.MX8M clock IDs. + fsl,ssc-modfreq-hz: + description: + The values of modulation frequency (Hz unit) for each clock + supporting spread spectrum. + minItems: 7 + maxItems: 10 + + fsl,ssc-modrate-percent: + description: + The percentage values of modulation rate for each clock + supporting spread spectrum. + minItems: 7 + maxItems: 10 + + fsl,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/non-unique-string-array + description: + The modulation techniques for each clock supporting spread + spectrum. + minItems: 7 + maxItems: 10 + items: + enum: + - "" + - down-spread + - up-spread + - center-spread + required: - compatible - reg @@ -76,6 +104,10 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + fsl,ssc-modfreq-hz: false + fsl,ssc-modrate-percent: false + fsl,ssc-modmethod: false + else: properties: clocks: @@ -86,6 +118,10 @@ allOf: - description: ext2 clock input - description: ext3 clock input - description: ext4 clock input + - description: audio1 PLL input + - description: audio2 PLL input + - description: dram PLL input + - description: video PLL input clock-names: items: @@ -95,20 +131,49 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + - const: audio_pll1 + - const: audio_pll2 + - const: dram_pll + - const: video_pll additionalProperties: false examples: # Clock Control Module node: - | + #include + clock-controller@30380000 { compatible = "fsl,imx8mm-ccm"; reg = <0x30380000 0x10000>; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; + fsl,ssc-modfreq-hz = <0>, <0>, <0>, <0>, + <0>, <0>, + <6818>, + <0>, + <0>, + <2419>; + fsl,ssc-modrate-percent = <0>, <0>, <0>, <0>, + <0>, <0>, + <3>, + <0>, + <0>, + <7>; + fsl,ssc-modmethod = "", "", "", "", + "", "", + "down-spread", + "", + "", + "center-spread"; }; - | From patchwork Thu Dec 5 11:17:51 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3706 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 92B243FA09 for ; Thu, 5 Dec 2024 12:20:08 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d121a79c56sf614880a12.0 for ; Thu, 05 Dec 2024 03:20:08 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397608; cv=pass; d=google.com; s=arc-20240605; b=VjHYoC4fkSviN0oZtN/c9kXUSBwbteVQI9FaqknM0XtcLkLIcTvquD4IwdcGIqUExt sx8GzatuIy1Sod6kDHhwzlYwkDqYqiJyUmqp8rhXh/spmpOIggk7QZ1GupiEMmeX3VDc 7toSG+BfMNVAXz9GiCiQO9loVDwNribIzAnkXiVQs0Z+cSK6qmbUI9GKLZKnokmIozOf xpDqm2NPDBaWDhS6AvyVnw6xk5dPxqPHttRcQ4H6pxrGcs53zKwtaR4aA1GWIDQqSuFV OGSpRLk6qiBBZUQssl+9/XcEzlkRJYNDFFqLUVty5oDxaxmo9OQ6jL5lB00wrQd7xZHU 9Ydg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8ziiYGoc8FQQlCKOnlJVcmDYK6ZrSQ8OHqYCQa3Js6Y=; fh=2IngwCgzFflHAnMtU7l/wF503RHDWl0XfpJ8v5MQ/I8=; b=fs7LW+7K6gsslNEiHS9pQoyp8ncMYayvXhqsLjVPN06zTZVMFXO3KCh8tQpAsexem+ aQcLEJ6h26n9WQSumSc30NfyMmHgPO92n0tdaOFPGiW6ny0dVaw3cmpILq49rAa2YS9l 5HmEu4ZLKLyLZ5zi+IpmDFs2wkOUZcEY/2KnTzuBxhrti1q/x9m1Gq7hNXjR1pfoPiNn TJ2Ao9tLGLm+EzHmYHtojbUSlT07DIup2CbwcpCKcgWD7ML9rML/mJgMAhg4ZwmU3ecq OIZB5wjr6sJObnboihUWB8DebDkAZ3I3tN9LhtJEy/QNcwWz70X6NQXiBzivqwV7vMIz zECQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LGRp2hq6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397608; x=1734002408; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=8ziiYGoc8FQQlCKOnlJVcmDYK6ZrSQ8OHqYCQa3Js6Y=; b=Oesd+jxn0b/lz5+KsNjTpdze+7wMJ4fxI35Ze7/xpEcPWwywzdkmmENbFJ/0H1uadA w+Or10zfCQRfdcg2JuFxEGn/NQpZ4s/k7yCwntAxLzJahzBMS15jNCh0EomBL7m6wXch oTjTT7A4lico0BcvKXYZtWMtHZvwsAsiJJPUI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397608; x=1734002408; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8ziiYGoc8FQQlCKOnlJVcmDYK6ZrSQ8OHqYCQa3Js6Y=; b=vKrZJx79k2G6GwAyOn8AyPvzyxiIp7XMYKr6iVzp9r+n0kxQjyv1YTF0E1gycu84e6 OE2KKJzG5EQ51i4rF25KQJcVjgBXjl7/JaFuJk01mfaSnf5j0OYCaIuwcs7xTZt3xpSJ km5QMn4CbdKBjJkM+bSa3c+Oe16+zSZK07QzXXPJLajPYiQOAodBV9fI7rOVw5rpmYb6 vkyorHAiR5QYy7nZCuqaNEffU0O4g5lhvxz9L1oylNwX4Lzz0iSyYO/IuUJnRYCmbNF3 T1JNus7FRCYCR8tUhoVM2ouB25zhedZQ25F542uwUdsgCebgTOu4L//fjTaFCuXFT3zD 3I6Q== X-Forwarded-Encrypted: i=2; AJvYcCWdEDuwZ1tEK0oHooY0OPpYFDlYUGKDdpRjlLT2ogPfuJ72itVfcItEutkZ0K6hIvceAxyVdsZtw4hYH9Eo@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yx7CoqgloeoimiGw65m3M0U1kkgytGa+pjTx2que/ZlUmOSeOtf mq638JP6jA7BNHMnh3+9okv5rZd0fxntd65wg6YS8F2vobR+4To/hWGEDjObQf0sdWXy+eDaTA= = X-Google-Smtp-Source: AGHT+IEGBRdtfE4TdBgzqWy5dADP1Y6DeewBA9fEB0xYQlsCdA19pO51t1732yYsfl6mRYMEjw3JYQ== X-Received: by 2002:a05:6402:34d5:b0:5d0:e9b7:170c with SMTP id 4fb4d7f45d1cf-5d10cb5c39fmr13912122a12.18.1733397608033; Thu, 05 Dec 2024 03:20:08 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:2931:b0:5d0:e7a4:9762 with SMTP id 4fb4d7f45d1cf-5d12524a037ls50650a12.2.-pod-prod-05-eu; Thu, 05 Dec 2024 03:20:06 -0800 (PST) X-Received: by 2002:a05:6402:5243:b0:5d0:bf5e:eb8 with SMTP id 4fb4d7f45d1cf-5d10cb800fcmr13246738a12.23.1733397606087; Thu, 05 Dec 2024 03:20:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397606; cv=none; d=google.com; s=arc-20240605; b=LXcRGrQqR1zwatvibtfWP3EqEEywYQPxBKyAQ0By1QsaOg+5LXIUikwmG6GbZnIlTM k+FqrxIzIsN4pEUAiER4v3BPdiNatQHZUg5kY/NR2ZHBwfGjh/U9Ic3la7mZXOtUPLPo UOo/U+wt2l8wFWSJ4Jolpwwq7itCtsMoT+fzwos2FyJ2HOPaZHcrP5uCX9NxQIjxXbe8 fwyZrLuj5UEOPEAP3oHAhIne7avfADvvCwIzncrETDQhfdnhXqb+TMwVGJ6o5jF/fX5E 8Y1HhNkKUznXSg2P2IW6m9h1UT7GJN0tnfKAz89FohD0hnHcnFLmEBvlRZ61x7MMSjDV DtNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=j2hCs9DBY1WcnrRGyr88Evw8OuCDQNrA4ENDf/4vgOw=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=MMmaS4tNdiYMKZAitqqQJwh57k//LD8At3OwQu22IlxiHZR00wpPsheSsWeXtsPZ6V hnOywQa093MZShMY3up1ui4EJM9SeyKunElEZZd7g8c9SfbEyItvAgAXuLJpoR0s0yol 6TiMgMk1h34Tx25ebiz7a/6DIAQcjmHc8EHGYyy49808Mi5AEQL7E7LhMbSWmOW6jZXT g+xLPn0AbYOioOsJYPFiQFhZRxQTdRQGSr03V6xqtdlMdoqHPEbqc/49o0ZC4jyoHlaR V9eAHvdvCj+OmPR1OJVtjRcZCWpa+9taMM9XeYgKuSnNo4vrBZ2LC6Tm4upZEEWFOKtz D8Gg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LGRp2hq6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625ebe0a7sor55658666b.7.2024.12.05.03.20.06 for (Google Transport Security); Thu, 05 Dec 2024 03:20:06 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuMBNxy9hMak3hvOZFxErIw607n9Ws/qNqF3aMWQLG9FwZN1bHhvk0jTMXSJiF RVOtnQ9XkS9wN7pjQijwfXDZI0J6x4T5y68O0+1g7cXNUTaKH3gsBJb8MlzIylbo99wu+W5RIhC N9ewTmyaatFCODlVcjOOG/iklnAqLHD97/MZ+oyXJgBXreRxhz0m+LEqZeaCpZ1i0nmYl/bVQT6 1VdbRwSFKn9qvveG32ND3YM+g96cI4Xu8jaHe7otOe0l+//ZqPD4B2IjKdIzmtfjEF94U4+t1IS F2Yj6MHXOd4ri/Z3DTDaHdkxUZOC4YbKzVcgADDWWQWRXA== X-Received: by 2002:a05:6402:280a:b0:5d0:fb1a:afe2 with SMTP id 4fb4d7f45d1cf-5d10cb5645bmr16989909a12.10.1733397605738; Thu, 05 Dec 2024 03:20:05 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:05 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 16/20] arm64: dts: imx8mm: add PLLs to clock controller module (ccm) Date: Thu, 5 Dec 2024 12:17:51 +0100 Message-ID: <20241205111939.1796244-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LGRp2hq6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 597041a05073..0b35aecb6755 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -642,9 +642,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>, <&clk IMX8MM_CLK_A53_CORE>, <&clk IMX8MM_CLK_NOC>, From patchwork Thu Dec 5 11:17:52 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3707 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C34C23FA09 for ; Thu, 5 Dec 2024 12:20:09 +0100 (CET) Received: by mail-ej1-f70.google.com with SMTP id a640c23a62f3a-aa6271cf322sf55231066b.1 for ; Thu, 05 Dec 2024 03:20:09 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397609; cv=pass; d=google.com; s=arc-20240605; b=lBv0ahOtEADpYJsNYf3O9HEuZHAwMrW+exu1nt9NA8QLSt+jqcdbUNmyDLw/ETZRsQ Q7uX7RB+4xK3lIK38QJWsTgFnNdSmL3ODEyF8r3uZBO/ds+gzRCJ+Uk5GDfpk3PFCgTg 7sb9+lOV9rhbZHhi6QVCdTWYVyc0hkBQB//4c/QZEPehOCq/MUhb/adc5ZXrH+11ZsYu OtRNQFMRvnCOi39Id9zLXWoGwG/g1QQRtcxoGvRReZD78Vq3qeelimLxomofd6v4SOlq zxKg859eDBT3/KCzJYNZ7oBEtPg/NW1yC1ZsCk/eozR06E5gFjjO/flU91s5re38QT0p O1Vw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Ymn5fgFnWuiyBYYS2YP2A74Due8JdWM+BexLuYLsGmk=; fh=J+exW4eUaQXRNnccyX/EhveEdqxSn75KDmCgLX9L7v4=; b=jU7MxKIAE8qO1kfJmG57r5lh6N/KBi9EWF+CLI4C5o5Qvr0oM18gTQB8UxpV67HPhg Qg74dwZ52z1sSniDY6vekWLcsVqPwhBDP0WYnMyKefRVa7ZKpuJckYiZ2JX1aM1J7CFy KTiXSrSBP0L1jd24W9nFyhJOs4cOZVpVfIEj5TrPItTps6kyYQLUYZWrSxfV2CLkitd8 xOpCH2u7PWGZKnlP5eHkld+1D89uLjRjneIUTaQlsAH9gGTni8g0kalwup0pzHLktzkn 5ssuyvxDxcQOxRiPBYhzgiMjRTO5xdtYVUmSJ9oSvbP3U2Xrq0SdJqVEdGvXuF7H5txi qyOw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=avkqGSMK; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397609; x=1734002409; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Ymn5fgFnWuiyBYYS2YP2A74Due8JdWM+BexLuYLsGmk=; b=TW+5iTfh2MjQcAlgPBR+uY6Y5GrmSs9rrL+VJXAI5AD3Son4BCoDr1RBS6OUaptcHS h1PvrDO27Jvzjz65modLGszan8Qu8de2bCh1ZL0rlERVFFl3OAsrJNx/omandUhqs4Wn P5hips36bT2sfZMsrWO5htJ0Tnd1EZ0bTjKdE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397609; x=1734002409; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Ymn5fgFnWuiyBYYS2YP2A74Due8JdWM+BexLuYLsGmk=; b=M6adZJwYMhnJTg9yBOvLNrZ6I07mvwMVwDE2JPYkkqXt6lYMc4BfuiciLKrTYsSOll AID3GbylGtiQud1MXubESv0OaCEf/uYzT91MxwNEAim4Xj5O9I01iR9bTa6tpNNA8zPO bw5Ka31oz7BJ10S4ICAt1I4U4qRaQ2WR+4NYOOCoPY0ZbMKfqpBDkA14tl2x6uFQgUCw mA2rM+ej5kl+uCXRSPm60oBu/Usu/U7kI2pmGA357AhThTXDbAxewG4s8UD8+fluIZrG AOyf5xfT5xGqK4Jr6etUv+fswgE+dr8fiayT+kLIqwahVIqRMITBC3EGZ9Y0sDQ2GJ5n JHyQ== X-Forwarded-Encrypted: i=2; AJvYcCXIL+chIoB1bNXjgYN1N8WXKwTMAUo7tp7YC/tx2Ytby6F/mE03ArqzpZSHPgEo1g4TdWdPMWE+aJPDiWIb@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzDVwd4zNMxxzTgHMP9Ku9G5AnYk9EV4ZU14FLeqcpxaKghvybA HmD28/m3cdCor6yDkt9rzhib/98Wm+VJX4GppAGuxX8ALR9yqGoubjDNNtI6I3wWZw== X-Google-Smtp-Source: AGHT+IHTKIzCAZcxKfLEhE/xlH5HM6gfIB95VbKW7qnM0ARE6kFvhLhSRy4+P1ol3X38WG/ElBHwqQ== X-Received: by 2002:a17:906:1daa:b0:aa5:1661:1949 with SMTP id a640c23a62f3a-aa5f7f2413dmr1047233166b.40.1733397609242; Thu, 05 Dec 2024 03:20:09 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:344:b0:5d0:aff8:230d with SMTP id 4fb4d7f45d1cf-5d12505020bls83275a12.0.-pod-prod-03-eu; Thu, 05 Dec 2024 03:20:07 -0800 (PST) X-Received: by 2002:a17:907:7808:b0:aa6:256a:40a8 with SMTP id a640c23a62f3a-aa6256a5d88mr219205166b.4.1733397607399; Thu, 05 Dec 2024 03:20:07 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397607; cv=none; d=google.com; s=arc-20240605; b=GSsc1cOr40MgnVDLo6mctT3DKGQyQMCiGe+KL9IF2/k9rRA5Nmgb28Ku7828TN+ODx JEs/KCYfWvcWYOZCNvkiOAVlUexrtY5ErrIGlVULkg1cYKmuBHTeBlQqDonJm9AF4mRR YU4cr1hfDpXldSs4TEJoapiFzZby9GH2awLZT7pbOkPGel5wWKuxH2R4/OTHTLrJfWUP o2Yz2sexntRU9ulFIL1ApIavX6jyylVEGLzHRsDgS22Vh7rrtGf8kmKtbn6oC35UGPae nt+m/1+5iuSI76pUpShKhFa+9HdG0MuMX8BOUDAlLXtFWdx0YpP0bY7YI9G1LgEcCCn5 xasw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=deJRTkp3cj8LQIAgwHRGE8nfXmDlGN+dwLVOnyJ9CpQ=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=WwsSphwyQpGBg5ULA8OLYvnzLu/0i6aDmkYp92vnHSjb68GUkQM8JCJi2gd/F7sazF U7tN0QqYZj6fCPKI7a4PrMH007n3AfmS477+3LvslUX48PLvQ0ooNP4WlmI88UaiKs2O wvQgcXOnjR8PqQ+FXvmvr6t9w0IH6lSBFFzmpDKT4ubqsqARsCY+pqi5pcylhysmWhhO O/lHGeAzEsL8GpdbToPydU5B1foVAlxi694xQetsnI0JFhIE/SPPd/1Qw9wAbas1PPka 20Z30CsLehjyy9ddPuB6mOv6/U5xk6fl1SCumD5Ttsdm3BPMwPSJapS9Q7bUEDZCuSdE avrw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=avkqGSMK; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625eedbffsor56093266b.2.2024.12.05.03.20.07 for (Google Transport Security); Thu, 05 Dec 2024 03:20:07 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncs2hv4Ojv15oANGtM1vLVumu/W+EcbGDq2ayk6b+j6+LwPQTYA0D7i+Pso297M i9IsWUj7YdJ69sPZGZaLL1dH7weCT7dJ9YkgtRiqMVga7onZaumtyUVIqk3vOYIkKlyLO/PeKz6 sUkSSBjKQr/0e8InebFgJE/Ajh3mgV6KQS6y/vSNJHhvkta46QDiU7yl8dvFFvETFFMvEPX/rkR bn4JYqr1n4+JDNsFuslt8jSAXfMaNkOz+YS3en1PuDqy0pdKOANMlyxvsxOsOatafYK5bd6J9jv sENobUDcL7NJ2DqsZXD4+XfJR29zAhDxr+9k+0a1C3vY4w== X-Received: by 2002:a17:906:328f:b0:aa6:25c4:7a71 with SMTP id a640c23a62f3a-aa625c48787mr161327966b.16.1733397606942; Thu, 05 Dec 2024 03:20:06 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:06 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 17/20] arm64: dts: imx8mn: add PLLs to clock controller module (ccm) Date: Thu, 5 Dec 2024 12:17:52 +0100 Message-ID: <20241205111939.1796244-18-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=avkqGSMK; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index 49be492b5687..aaa179784717 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -643,9 +643,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_DRAM_PLL>, + <&anatop IMX8MN_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>, <&clk IMX8MN_CLK_A53_CORE>, <&clk IMX8MN_CLK_NOC>, From patchwork Thu Dec 5 11:17:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3708 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-lf1-f70.google.com (mail-lf1-f70.google.com [209.85.167.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1A7A33FA09 for ; Thu, 5 Dec 2024 12:20:12 +0100 (CET) Received: by mail-lf1-f70.google.com with SMTP id 2adb3069b0e04-53e1b358cffsf607370e87.0 for ; Thu, 05 Dec 2024 03:20:12 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397611; cv=pass; d=google.com; s=arc-20240605; b=fW0AZKx4Y0PsB0HsGLuu30Z8EUqkQGeQnzW2kBDfJRzhAknPuVpJvTjcnv3/LW7HCn dsIG/2hVv320NeYYSpDVsO+qq7HF+sMnHX34C6v/8ZHBFu9qAxPGsWM2BLKoiJmDfUGf 1Gu/OEr07ISH/Oq5pyJTzHQ1O6Pz96W+qAdTjxXZAmtWi9EQoRpmWEYOCwcxKQmjgsh6 diG+bUvdjdOQeD2Q4AATfKXecPxLocYQf2Y3ntMRgG4czqk0n0TjQurTE7jOnRc4RM2I GfC4fFTi5PXh5avhLFBpDj6tTVk4FjTWdXmt8Rs0mjeXxGZTa3UZRoZstKyYboOLSkMs ECpw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K7PHJM7UiFiLPl6HyN8LLcr21yei1rMLdfv60qKBJQI=; fh=MTGM1eZRn8vvirUbsYvvXlF4Br/SOJdYTqdrakhJh/g=; b=L2T/09E1bPDjRu0t/TVKF4tsTCBXjePuv7z8//kNFODjsN3585XLJ4kzKXw5y83iIj Km1UtJXmHil/PBupqDOYFaNlebFXHTpWkiyY6/iflOXWjfbCjWR3GUcgN1N1psef1HUo yyvLEWREIc1yN0DrK2I/sxW53W4svP0h5aenMcK/Vfk0A23O4uByPp6t8B0aBLqdDx1T Zr6+3FJigWF3aGXjV2A6z7rNfHG5pyPN0WXj0ODTsrvXqixJD4KTfDD/FqhPR2Lw6lie vqmWbgj/9ykULIEHechrhl9qjl970TuWspttULwLRnPXytFM1P8oT0NGTIGG4z+Gk4am O7yA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=I3HTjNkW; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397611; x=1734002411; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K7PHJM7UiFiLPl6HyN8LLcr21yei1rMLdfv60qKBJQI=; b=ghHTperVog95qbswp8mA1ZKSilYY3Q0XVpQfiAYk2oB7DaqXvbhGvmbD0nY3rvY13/ wzpLhngoZXvaf09ZNTIRWm9BglxZ3LixyvIin6MuU6p7k8d+smfpmKAjRAnBb9Pvdm4R Rub4rVLCFbyE3nUGz00AQ6vuW9IIE6o5smbuQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397611; x=1734002411; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K7PHJM7UiFiLPl6HyN8LLcr21yei1rMLdfv60qKBJQI=; b=xU18Ec/L4bxtsJpLyjhAS9rS0z5g/ruZ/B46ej/VlV6tbybZ7z26km1KCwPKQDrWmF vgrlbXDOsTRinXdjUv3ErFCjZpiPRvVZ2yhVO2ziKUhp7v+DmZ4xCbwBQFHmhRTifGES VQ+9g/554EXvz+A/Wgraci/Cyql2wOZ54qkVFpN/ms8P1fAqyaXC/C6D918FIY3LUjxO B3pCmXjvfRKHoZ/DzjGZdJdU0GObq2UUAF7SAqYlL/LIsMkcIHHDiKnLIyJMzWXcyjdi rCDhU9bXOppPkLyPk3U+OhZTKFbghMYyTCkaj5/5S7hnXMMJXiyKI5aTc4BhoLqzGFzL UE1Q== X-Forwarded-Encrypted: i=2; AJvYcCXgl1zP6/9uFBuTIUdMB6ZNKBhKQit8dRXmZn6Mvtn19rY5AMQosgrPqppZ21DZVnarpz9Wsv67F5ObPVxT@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzRs7pd2K58Ufh0sUjxkAsw0CY/ZGQop7jlWr+55YrJr9un+Ymd 7PG97QXXFEO+iu4ZHj/GX9U3IrwEzXI/2AJq2Evj/3J/1c1S7bSnBYVSRvEDOzsNiQ== X-Google-Smtp-Source: AGHT+IHtUTTx847QxWHa9D9WNVdrU9JriT4CtFNjo1UH9A3A/AaG0wiPlZ0e7gJedLpwnmVZX/1+5Q== X-Received: by 2002:a05:6512:3194:b0:539:e65a:8a71 with SMTP id 2adb3069b0e04-53e12a06a0fmr6311724e87.34.1733397611446; Thu, 05 Dec 2024 03:20:11 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6512:214a:b0:53d:cb87:4eb2 with SMTP id 2adb3069b0e04-53e219d084bls276779e87.1.-pod-prod-09-eu; Thu, 05 Dec 2024 03:20:09 -0800 (PST) X-Received: by 2002:a05:6512:131a:b0:53d:cfdb:c65c with SMTP id 2adb3069b0e04-53e12a389d1mr5671649e87.52.1733397609388; Thu, 05 Dec 2024 03:20:09 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397609; cv=none; d=google.com; s=arc-20240605; b=jbKAp/JAvqMe8qCZOOQ2HmWb1nnxYBmazZviZp1RSoZNOpdm0NtbhuMNqG9IiS20z9 atO0FRh3Q1/maOLMf0mh+NTmQ0lQbmjSEioUrAKkNUgQ5fJFT1pnAzFrx8bPHqBZ9Qj1 b1wB2H08e0QpPfU2RsZJ8AhT70M751f/saSGXzGI/sGbmkSXtO1rwHxp4AbCIAqoUw5f NVSYrhHC68baIaGMIwX4Bnyii1XKrp3TAmsUdJC35LePWucv3fPFhRVhEU9FXLSQ5kGg 5TSRXy2BRk3+nu/iqFKwlAciGvPMHC1poPJVLekBMEv5FmOE029ayxTBYlEvWmGTKY4K ba7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=biWMPay2nyJxiRsIuM7kfYUrVvGohPt2+JFfoRTvr08=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=DFMZEFEGHDZzJo4wtLau6P9aMhauyVq5unWrFLOhuOsPgE3t1bczOZLrPmNIve9l8r wzh5+B4HEOVXeNtktTPhKO4iqaeT/Awz409lnXI0UN2/YK8RDwyMgeWtbssRzNxPnExl /5TkKYXeSkIrzDXJGxP6CgSgJbmmWGHL0QcvdXxa6Mob6JrMQB/KjctgQIX20JZXYUTS MGDxn3+JNl60M8VG5rwNrm98qIexeVR0WeeczejhWLLiZQiBHPop3L837iq7XAzR0foR x/yxOyt98jBFSISwaFRsyVtZ7h2aemIOk8EnQyA16sTrOKSqF5oqAfCFiT7x3a0cpT+h PH2Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=I3HTjNkW; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 2adb3069b0e04-53e229be19bsor302501e87.26.2024.12.05.03.20.09 for (Google Transport Security); Thu, 05 Dec 2024 03:20:09 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncugddalFRSMEm1HdOXjYg5zpyP/fMIifxLEZxQi/tZGS14Pb4F69wRHiDZlouz SIMLQpFSNB6/e34vs/bty9sbV+YDI+ZUiqXOAncXlSJyfUh905TkNxXZY/9LoAPBPqk+6cqtba6 +BP2lfE6t3cf8N/N0HIF3vFsNhcQCmDJEea5r8gMpIo/n9ahuijr2C4VqFELcVH4D7R7/NNiPsn jquSTN71CTw183RSuR9WKyh7FHnHlT7kdthaAJdxyDaO3G4SrgglxdPlgrr11dBHHTWtSOfwfMo IRLYvAPUQKqjIA0MYciyni4esQ7tR56LykFzOYZyblLajQ== X-Received: by 2002:a05:6512:b14:b0:53d:edf6:c560 with SMTP id 2adb3069b0e04-53e12a05948mr6199533e87.29.1733397608945; Thu, 05 Dec 2024 03:20:08 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:07 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 18/20] arm64: dts: imx8mp: add PLLs to clock controller module (ccm) Date: Thu, 5 Dec 2024 12:17:53 +0100 Message-ID: <20241205111939.1796244-19-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=I3HTjNkW; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index 0b928e173f29..861bd4f4dced 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -751,9 +751,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_DRAM_PLL>, + <&anatop IMX8MP_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>, <&clk IMX8MP_CLK_A53_CORE>, <&clk IMX8MP_CLK_NOC>, From patchwork Thu Dec 5 11:17:54 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3709 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CF12240D6D for ; Thu, 5 Dec 2024 12:20:12 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d0c64ce365sf1061337a12.0 for ; Thu, 05 Dec 2024 03:20:12 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397612; cv=pass; d=google.com; s=arc-20240605; b=WEJ9hyHtIanZgI4V/8jdCfhByuec1JU2MKzFd/A08wHtoi9pgvlSBUkDCdf3bWEDZf zOOw0EenUmPpIH9wBnRwX2dPokLj2e0ccvVVQT8gfYUoFtoXS6oj+QzrxKF3IUjcqaH0 KuJyYzFIvg9rIkBRnElxN0t5ls79fVBoz6ldopLPr03/kV1MqGn6hALcNfTDt3lx2V3P Bv4YEUqksoGMinZsLBUrua14mvtVjrawPwPMWo3TmDQFN8SA2cqtRIYy2PTMG6Wy6mkY hTo6tnlj6EHeW6gM/GIg0/sRPodDOcGWYbl46RSj9dwJW4cAfDjMJZz/4JwvuEVof0re L5eg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=y0a5vh/phytXehUdAnHqfcawAzifmu6ckRYU1pHY1Lk=; fh=yfMEgVXkiIIE9PHCVGn2FnoRNzVKv1Y/YLVcmhliryY=; b=DvDCbBsQo3Dr7n+CWCwUzrGFmCSF0FUf6c43HOBInH83h1KCTFVjx4U7nXNqZHl8Zp 02kk0DaOIDkusbakM3nIC36E7oACp783rwpMZwvg9GbTlNmUIKw59ZiWcwwx+/74xk+p TxCRjhwkQcbdfhcU+Jv6OO4Wb8ShqAa0w42DufTYV9XcykAfOoF26fqq5rgK/439ro92 TPMBhcCbuwBZAo3kEP1dN5yaVB1RQQJPZYW9ZYfc0IEmnE7ES+Op3QtOO+4erS9vmAOv BQA7z0v3M4Uoy0lB2KvTclJ7n8v8c81RVu04LhmzsMVjWWJPPU1Eqc6sU0iNqNRiZXMs O+NQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jrYZ8ESJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397612; x=1734002412; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=y0a5vh/phytXehUdAnHqfcawAzifmu6ckRYU1pHY1Lk=; b=ZrVX+sVwmvwdhNAz+sfzCGkmP3EaVBra3wJrvmfUxzQ5eqpx9JJBl6oeNNnSIK2uUc a1YWlEsaeS9w2zDCoxXWLMVvzWHE3aVp/WtUxcGBCDxjamdKaf+GuiLJXKYMVdceb2Nj YspTQ7NWx9ycckSpQavszBRLM8Z+N2EYKinZU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397612; x=1734002412; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=y0a5vh/phytXehUdAnHqfcawAzifmu6ckRYU1pHY1Lk=; b=uSI9loeHzQEovNqg4JDX8c1lR/a9gSi9KinrZ+bRm1iSJplE1OmKc1hy8PiX/g4ROf QP/pufyZyBUBWWlmryy6STfqG3J67o/2V46YvS7uBl1sugRRJXOENpRGwYt5vbxFkv6n YW1JebSsBrNh6kpQBC/UvqHJSCyzTQYOWhASjdxGOQ2QkqT254+fZlqQg6Kzc2LmSBj2 2yhmO4hJ5eyMw4fPTwRxl0FW0w2WvjbEx4obeZqmrDBQnb/3gBeaGeDrZQaMzPSRrKfq Z/J2bFyINWCHxZFozRkjPPd84C+73qoCssDqs+Dyn4chyPMY6+v3hDcP9NRo6x3364PG x6kA== X-Forwarded-Encrypted: i=2; AJvYcCWRjba9KamiDaBqMj22wq27K/5huUSBRHFvomriclXsrG8l3j3Klq35Rkhasb58yHtIiXdm3bFh3oxb/Lbp@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz6Awo9O8VLGlek+0m4uijASjViMQU5YQQktrjQAa16ZTDAr/CX ktrYgdtcBN0QRYfl/TK20kq8LBLHzWr8Z3MC2MDfuY16u53Dptb8lTo0O1e1acaxAg== X-Google-Smtp-Source: AGHT+IFzSRL0hqXSKirZS02x8ou8dLYhGc1tV0w6/O+Cbgejz0K3H3NEuWYOPKY94jxeTLDk/b4S9w== X-Received: by 2002:a05:6402:360f:b0:5d0:d5af:d417 with SMTP id 4fb4d7f45d1cf-5d10cb4deb9mr8943870a12.1.1733397612455; Thu, 05 Dec 2024 03:20:12 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:7c1:b0:5ce:c9e0:aeb2 with SMTP id 4fb4d7f45d1cf-5d1251ef07cls79664a12.1.-pod-prod-04-eu; Thu, 05 Dec 2024 03:20:11 -0800 (PST) X-Received: by 2002:a17:907:7601:b0:aa5:b1b9:5d6a with SMTP id a640c23a62f3a-aa5f7f18d19mr873592466b.54.1733397610631; Thu, 05 Dec 2024 03:20:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397610; cv=none; d=google.com; s=arc-20240605; b=SzgC7gkfEEvbc23sXyy2x3RIXth+h/jsFxJSVDeq6fYPrGWEWzcMXn9/qO4iBhtBjk x9Bd0UVb5kjJV7QMHd4Jj1LsRAmauLinOee2pXrl7+lVFWmb6RQkawo6heix0+VlgSVX j9jAUT7jCDo0Q2RvdD4yOWfL20+RgbwpGY0zHwesVN+UlMQFr1CN/28BCW/Ziai9kT5X Ai3So48My99pGmu7aW8N511pm9qS3ux1u4WxAteSJtQ+XTfXM2LJ1fHP77/cqfDNTSyN AD0WMr59CcUCSAxyfbd8DuMAB74aiWU7Vjqzh/kudFDQr5ug8J5ppEoKmTDZt4FvUv1Y 5RXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=RMocBLcHro+o7F7SOdKyuWq3E4fYkgXCw+gmS/pjce4=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=PDzt29yxOIkTB7KMARENhTGhjsEa8OZeEPXJ0TEU8csZWp3Auu11f5asPLL7oAbL0m FAg0Rsg32Jt4ZukcyDU3qjnRX/ayr4nDGzRWOL9xChlb7eLhSzwtMGxD/6dWgftmN8Qt scGuiSj2Sh1ssLJ4Df4zb/0fOD17q4ULqVCMJ619GT92ZbQ9ROa9ygtAxLjCDzzNh+xd 4FApF+8hCHG5zNOX1RFGgblXV1ckDURKcvgFV126UHN/5w1APCyEShSd0SzUGZPHLahV d2z3hgA3mXaNF6c9lELC1/T/gpV0pRX/aRLNjyP3O9aYdjrDsE/KWL2LPztlXQ1lbJSa NcOg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jrYZ8ESJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625e4b5b1sor59225966b.4.2024.12.05.03.20.10 for (Google Transport Security); Thu, 05 Dec 2024 03:20:10 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncslSbQYEU3yHe+y0/R9tWgZa76TcHnUpLDyePjqo/PpLBJGFHLciSKQeMy32Zw 6MtCAb21IxPqxiBk4v4KASKLRYoifKFMl5qQ9M+GGQGL+HUIUpxkR5mfys/X4d0Fgf8eWhBiPOw jstU7JSTsMCvWihRXd3dR3PFKjJxd0VbaB9az+aZp7d9jUjguvFMR+TGyWyRFarlyO0DWwow7Il lXH7Y5DmwiglSkMoHl6Phf8QrMpPhRO36DEV+O1rKGLBQe0eZp0tqdHXS84HQUpt9XqtAiBBybB g1q7iL5Snz1vg84M3RDR7vU9LMgr7q4iwkBsSux4CQJ7Rg== X-Received: by 2002:a17:907:3a57:b0:aa6:2cfc:3157 with SMTP id a640c23a62f3a-aa62cfc4dffmr74669566b.33.1733397610192; Thu, 05 Dec 2024 03:20:10 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:09 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 19/20] clk: imx: pll14xx: support spread spectrum clock generation Date: Thu, 5 Dec 2024 12:17:54 +0100 Message-ID: <20241205111939.1796244-20-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jrYZ8ESJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock (SSC) generation to the pll14xxx driver. Signed-off-by: Dario Binacchi --- (no changes since v1) drivers/clk/imx/clk-pll14xx.c | 126 ++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 16 +++++ 2 files changed, 142 insertions(+) diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c index d63564dbb12c..1e66c3bb230d 100644 --- a/drivers/clk/imx/clk-pll14xx.c +++ b/drivers/clk/imx/clk-pll14xx.c @@ -20,6 +20,8 @@ #define GNRL_CTL 0x0 #define DIV_CTL0 0x4 #define DIV_CTL1 0x8 +#define SSCG_CTRL 0xc + #define LOCK_STATUS BIT(31) #define LOCK_SEL_MASK BIT(29) #define CLKE_MASK BIT(11) @@ -31,6 +33,10 @@ #define KDIV_MASK GENMASK(15, 0) #define KDIV_MIN SHRT_MIN #define KDIV_MAX SHRT_MAX +#define SSCG_ENABLE BIT(31) +#define MFREQ_CTL_MASK GENMASK(19, 12) +#define MRAT_CTL_MASK GENMASK(9, 4) +#define SEL_PF_MASK GENMASK(1, 0) #define LOCK_TIMEOUT_US 10000 @@ -40,6 +46,8 @@ struct clk_pll14xx { enum imx_pll14xx_type type; const struct imx_pll14xx_rate_table *rate_table; int rate_count; + bool ssc_enable; + struct imx_pll14xx_ssc ssc_conf; }; #define to_clk_pll14xx(_hw) container_of(_hw, struct clk_pll14xx, hw) @@ -347,6 +355,27 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate, return 0; } +static void clk_pll1443x_enable_ssc(struct clk_hw *hw, unsigned long parent_rate, + unsigned int pdiv, unsigned int mdiv) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + struct imx_pll14xx_ssc *conf = &pll->ssc_conf; + u32 sscg_ctrl, mfr, mrr; + + sscg_ctrl = readl_relaxed(pll->base + SSCG_CTRL); + sscg_ctrl &= + ~(SSCG_ENABLE | MFREQ_CTL_MASK | MRAT_CTL_MASK | SEL_PF_MASK); + + mfr = parent_rate / (conf->mod_freq * pdiv * (1 << 5)); + mrr = (conf->mod_rate * mdiv * (1 << 6)) / (100 * mfr); + + sscg_ctrl |= SSCG_ENABLE | FIELD_PREP(MFREQ_CTL_MASK, mfr) | + FIELD_PREP(MRAT_CTL_MASK, mrr) | + FIELD_PREP(SEL_PF_MASK, conf->mod_type); + + writel_relaxed(sscg_ctrl, pll->base + SSCG_CTRL); +} + static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, unsigned long prate) { @@ -368,6 +397,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, writel_relaxed(FIELD_PREP(KDIV_MASK, rate.kdiv), pll->base + DIV_CTL1); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -408,6 +440,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, gnrl_ctl &= ~BYPASS_MASK; writel_relaxed(gnrl_ctl, pll->base + GNRL_CTL); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -542,3 +577,94 @@ struct clk_hw *imx_dev_clk_hw_pll14xx(struct device *dev, const char *name, return hw; } EXPORT_SYMBOL_GPL(imx_dev_clk_hw_pll14xx); + +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + + pll->ssc_enable = true; + memcpy(&pll->ssc_conf, conf, sizeof(pll->ssc_conf)); +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_enable_ssc); + +static int clk_pll14xx_ssc_mod_type(const char *name, + enum imx_pll14xx_ssc_mod_type *mod_type) +{ + int i; + struct { + const char *name; + enum imx_pll14xx_ssc_mod_type id; + } mod_types[] = { + { .name = "down-spread", .id = IMX_PLL14XX_SSC_DOWN_SPREAD }, + { .name = "up-spread", .id = IMX_PLL14XX_SSC_UP_SPREAD }, + { .name = "center-spread", .id = IMX_PLL14XX_SSC_CENTER_SPREAD } + }; + + pr_info("%s, name: %s\n", __func__, name); + for (i = 0; i < ARRAY_SIZE(mod_types); i++) { + if (!strcmp(name, mod_types[i].name)) { + *mod_type = mod_types[i].id; + return 0; + } + } + + return -EINVAL; +} + +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf) +{ + int i, ret, num_clks; + const char *s; + + if (!conf) + return -EINVAL; + + ret = of_property_count_strings(np, "clock-names"); + if (ret < 0) + return ret; + + num_clks = ret; + for (i = 0; i < num_clks; i++) { + ret = of_property_read_string_index(np, "clock-names", i, &s); + if (strcmp(pll_name, s)) + continue; + + ret = of_property_read_u32_index(np, "fsl,ssc-modfreq-hz", i, + &conf->mod_freq); + if (ret) + return ret; + + ret = of_property_read_u32_index(np, "fsl,ssc-modrate-percent", i, + &conf->mod_rate); + if (ret) { + pr_err("missing fsl,ssc-modrate-percent property for %pOFn\n", + np); + return ret; + } + + ret = of_property_read_string_index(np, "fsl,ssc-modmethod", i, &s); + if (ret) { + pr_err("failed to get fsl,ssc-modmethod property for %pOFn\n", + np); + return ret; + } + + if (strlen(s) == 0) + return -ENODEV; + + ret = clk_pll14xx_ssc_mod_type(s, &conf->mod_type); + if (ret) { + pr_err("wrong fsl,ssc-modmethod property for %pOFn\n", np); + return ret; + } + + pr_debug("%s: mod_freq: %d, mod_rate: %d: mod_method: %s [%d]\n", + __func__, conf->mod_freq, conf->mod_rate, s, conf->mod_type); + + return 0; + } + + return -ENODEV; +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_ssc_parse_dt); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 52055fda3058..edd28b78b115 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -69,6 +69,18 @@ struct imx_pll14xx_clk { int flags; }; +enum imx_pll14xx_ssc_mod_type { + IMX_PLL14XX_SSC_DOWN_SPREAD, + IMX_PLL14XX_SSC_UP_SPREAD, + IMX_PLL14XX_SSC_CENTER_SPREAD, +}; + +struct imx_pll14xx_ssc { + unsigned int mod_freq; + unsigned int mod_rate; + enum imx_pll14xx_ssc_mod_type mod_type; +}; + extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; @@ -494,4 +506,8 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, struct clk_hw *imx8m_anatop_get_clk_hw(int id); #endif +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf); +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf); + #endif From patchwork Thu Dec 5 11:17:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3710 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4C02D3FA09 for ; Thu, 5 Dec 2024 12:20:16 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d035c8f3afsf542192a12.2 for ; Thu, 05 Dec 2024 03:20:16 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1733397616; cv=pass; d=google.com; s=arc-20240605; b=B53/tajj9e9JJJmvuRR2NfEgVrmO5BZBIMpsu8crlPh67wwNmn9GGNzEwR2wddBnEF cldEn4MG2XiB5U3fHNGKTWda+iJwQY/c5LCcPsrm3nHnaXiXWFOPAOi5i2zhE/xqd7vd nvJWRYt8jlmgHUhKWrxj/1Y+P28o/ehXVdMjLQE2+3vwpnLoX5ZeZLm13OrOU2HEvzBn pznBiSFQyUmZiMq9Nr8krsH/r3RG3BrtGy7Hl3EN49UkUUKE1qkL6UBgOGeEg+Lhh1pr HIgH6zJbNPsQclCnyzsuwujLNK+RFbe9l2enc12huDjHk+nRvoK87tlig9uZJUOWG14T XPfg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BDnQIvzq+KrpyPcTIII98xFUV6PS9JDARLEfi4BNiio=; fh=nipyntPCCpS/rIzKwoGGIKArIc0OeHLPxY96Ei9ea8c=; b=CDg0ZtRqhEGz9IAwpP3h5K5m3XAwto9L3iiQ3OF7hrd9btuF3uCsOcNDaTlgVwN8kq 7HqbMEYlME7JCHs4d0IDqfOav0FrTV85WS1oIo+PUq589sSf1Zm4KM0PnTAqpHl4BVgP 1dfGLf80weVXd/JtwJTtZ72HOtqLWk6XsrFKtbDmjTt6N8Ad1y5XRHLJyASYyepSEaTy LW2sI0UGPJmNEcdPJgleAX/lai3K7+E+SDXII9rSgtm+rRutZ2LrRuOI3mZLmCwBclIA H+wjCe9W0X8SLB/a5YnDu3CiNvn0Vbe4nI8658PtYYXqNAJYTRZELKnAS7Md6LEJYHPH r90A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ckPxjpj1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1733397616; x=1734002416; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=BDnQIvzq+KrpyPcTIII98xFUV6PS9JDARLEfi4BNiio=; b=UAgSgQZCnIp5dhe5ZYskPiInzPfQ7iq3kvD5X7VMEqJS8alB4j1Nmd49zXO1s31EhI YI9MEmiA99zGnu170hzwG7jidDGbtuOnhuSA7dIvuPrFfkmTo83hOq0wNbIgAZkxQaSN 0KUn1vvmDtTIx4KkjwLbJlh+H28k2hCw0Hm98= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1733397616; x=1734002416; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=BDnQIvzq+KrpyPcTIII98xFUV6PS9JDARLEfi4BNiio=; b=QXV7DV2LD6BhzFxdLBU6Ue0o70cd0a6mv68m/FwPqrpWx0SYOtZblM742whGDkgnsG AwtaHrnNSogu51CsLVsEO+jk6rwVntXcAsFbvPyn4RJL2JFQunVKjqaSV4HJaqHCxxMn tnd2fbDgnakAi9V8kssERs3cfDno877+Op3DPV3DS785o+LCaimcKwkVH+PmTiori5an SL6jOQ8ofhk1Z7N/ShpkHVT3vNq53e2XVsu+K+56J6hPgYVRzeb5tIvVeL5qEUNyFvF2 Gy47sM4QtCo9OSR30seJvTZFymDbg+5+iJX+YW+DzjklBFdVFHAL9m60B3uO3UHX18sF +wHQ== X-Forwarded-Encrypted: i=2; AJvYcCVypaVpaClOlgHaCbfvZemxLIi7cZkWO+3giSBOZ70Dy/kjoREGMHzam1otSl+cUnz2G5V7CoF1BGHUqF7E@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyzM78KxCakSurUACLTvO6HDfulfoeXfaAcn3u6hHdI/z4vpufY ISoUI17smIkBI2bZegYnPMr5xYuv8Z2werMcqDrmDrSsEJObFW7DBUfDE916XQSR4rotwUhReg= = X-Google-Smtp-Source: AGHT+IHEh33yVuO5xt50DHKWhHMRur4+Lom7uO1n7xcov9Q0rNmTU2UR6+S/gJfJwl5k1SFcUhbTSQ== X-Received: by 2002:a05:6402:3506:b0:5d0:bf4a:3dfe with SMTP id 4fb4d7f45d1cf-5d10cb7d33cmr8446143a12.23.1733397615933; Thu, 05 Dec 2024 03:20:15 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:fc0e:0:b0:5d0:ccda:bda with SMTP id 4fb4d7f45d1cf-5d1251d71a3ls37286a12.1.-pod-prod-09-eu; Thu, 05 Dec 2024 03:20:13 -0800 (PST) X-Received: by 2002:a17:906:30d2:b0:a99:ff43:ca8f with SMTP id a640c23a62f3a-aa5f7cccb20mr735264066b.10.1733397612602; Thu, 05 Dec 2024 03:20:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1733397612; cv=none; d=google.com; s=arc-20240605; b=YvnHSfsQgYEOE2ufhkijzjweWFyUqTnX8mqO6JwHABpyYly58mnY2KIMhddqAMOied z5kxVQo2/7f/O1yR+VpRj71FeygaUJNlgftoGqrVekYODh8ZyYmqp2lUqt4HBQ42C/Gn R7fTR6gRV72N58t4Ir9tLltG8vuW/HcW3ndLszwuuRUZvL2TCYjqabwXp5pj5FBF5I8h kBaJGuDykplxOFODtivTazMl0WmApCTYweAPjUIZzlIDwPjBIQTk29T2Swmexa6g4eG2 U9ZrCLegcDc1AdDLjmFkWKRhfzR0jtszm2mb7oeKuuQKdtaVKJaRSuQROR8wiuRdsoin J0Fg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=N9yTySfaJQhr7Fo3SgjYPb/w7zlE9/XQ3JsIQbT3gRE=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=aRpSC9fQx0cj48DcE5UpdVqXqeFVlYSEW6kAH3XlKH3CV2WJFOWbXiFRo6Vc2w2BFZ zGMteRLCyeN/tBxNZ9YamL0mRHilskB7pcB58j30ZmmcafhIP2WLD80u8ZyDegM74dY1 N04XfrrJBigH4685G2P0Po2NoKP/UyuR7fPLGvm6wr+63dqpq0WdgvfSmWtGBSt23y6e NVF2/FCVppNsQqQMFimmVt4OfzpC+4C0Cs2SOWxjOmrrEONbI+X6JqwrKsJm6xFCYIrk 0pDvIzXZtObYLi/f2md6dWMYDJi28W5lfWReT6VGcItwAYNzMy0kVCF3HOCEy5GEOVPi XTwA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ckPxjpj1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aa625e93f9bsor41269566b.5.2024.12.05.03.20.12 for (Google Transport Security); Thu, 05 Dec 2024 03:20:12 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsiZxS5Y5owyeU+ANuut51qtSGb5bSLz0DgOAWzYkgdoHax5PfjxyLJ1XwWJGp jvuRuqZIi8p+IlndDO9wS1RQheGsmgPSIdRgqJ/zKkU7hU1PGubc8dfbZaFHef4aaDq8MocYhZ5 IMqfajAZNKdJ0Q1Wz1HYsFWaBuU7AzA6DQuFAGSM3FKk+DsFEKarLrtqhEkpMZiLxmTg/fHGW8l aJBx3NIqTVwWWUJJGNyh5SULXNMmkUptSVfwmtNsgd0e2anHWym/+vtiAcMgkVJDMwT1vQBh0gY oxaqgfctcfRnwAtNSGR7yluwK5rYRrVm/Z2r6WM2LD07sw== X-Received: by 2002:a17:907:7841:b0:aa6:2987:9a4b with SMTP id a640c23a62f3a-aa629879b08mr105608066b.21.1733397612146; Thu, 05 Dec 2024 03:20:12 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2001:b07:6474:ebbf:61a1:9bc8:52c6:3c2d]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aa625eedcd0sm77505266b.87.2024.12.05.03.20.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Dec 2024 03:20:11 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v5 20/20] clk: imx8mn: support spread spectrum clock generation Date: Thu, 5 Dec 2024 12:17:55 +0100 Message-ID: <20241205111939.1796244-21-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> References: <20241205111939.1796244-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ckPxjpj1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi --- (no changes since v1) drivers/clk/imx/clk-imx8mn.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 588cebce6c9d..c61368e724f7 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -306,6 +306,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) struct device *dev = &pdev->dev; struct device_node *np = dev->of_node; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int ret; base = devm_platform_ioremap_resource(pdev, 0); @@ -338,9 +339,21 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_SYS_PLL3_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_REF_SEL); hws[IMX8MN_AUDIO_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL1], &ssc_conf); + hws[IMX8MN_AUDIO_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL2], &ssc_conf); + hws[IMX8MN_VIDEO_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_VIDEO_PLL], &ssc_conf); + hws[IMX8MN_DRAM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_DRAM_PLL], &ssc_conf); + hws[IMX8MN_GPU_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL); hws[IMX8MN_M7_ALT_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL); hws[IMX8MN_ARM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL);