From patchwork Sun Dec 22 17:04:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3721 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CF7D040CF7 for ; Sun, 22 Dec 2024 18:05:42 +0100 (CET) Received: by mail-ej1-f70.google.com with SMTP id a640c23a62f3a-aa680c6aa0esf179143666b.0 for ; Sun, 22 Dec 2024 09:05:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887142; cv=pass; d=google.com; s=arc-20240605; b=UNyscJhIO78eLEo/splYTpjz0M7VeL1GwMRTz5k4ht6aFc/HAi0li9KTQ5rfM71OGV ePWyV5A/VzCyYe3WWkjdHqAjBr2Vk9h9WPdgsmtrdxB8s4+wV5QGi40oMvGXpvKHGH9p tyWkwysTfKK0zS6A/eM74vXLRYtzkwClCMF2er9YUZ+r1efhESoflYk04vgabQqEtk+g cQnmU9lqy71mH+WoVzH0DaNg6oR5pdE/l0jyhIovB0r3s3CmsDi7yKZeS30gQAtQywnL vXrdRt1PdouRbuddMWfCzru2ZdhW/jbggO5l9J0B9PMPjVq56jpdDkz0Ep6tTFF3meO5 EnVg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=NwS9bqPNk2OXzCeRci1yO9vG0EcREplslcDuQdIU8aE=; fh=At1qUeO8d2wEcdEeCepsIi5qSmTB6w8UF8+EhCCr0zs=; b=CPstTToLeYFh+qfxIzWUQ9yLJu97tU7JiLtYCEu8edtq6XR/SzeL9LQKVQdu+QzTch 1nJeoFuFC/9ld2zAPWGgQgOwBaCM9eJhf54Jz1/N1b9YdWZp/tFgmj8fhK8PLQ7jZWOr IhFCfxjMIF1rOGmwK3xYU/UbHCLcCVhybqajTfZN2jiaHx55IMjdQN03F9Svo/FSWe7p s+kufDsQiccXvN5C8Yaurlmxr+/UUkaqowO3+WDZQKNsMpjlpAHReZVo4/g27tkNBsNR OXlWi5B8LUH4JWpoyJFJ55JRfy7XxvcR/UNQA3hunNmc7muS9HOPI1hUGzWqnLnu+oiY cICQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oMPcW8YQ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887142; x=1735491942; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=NwS9bqPNk2OXzCeRci1yO9vG0EcREplslcDuQdIU8aE=; b=VQEdlUusbgpDVG8xc2bg5gG4wtyzoEsjRKb2stTLHS3w5/GprSai1+p3nF2++miR7n KYXBv65tBV9c3gm0U/WZdpeS606LlMwJYPItzfuPxrhwgOcvTA/01Ioisi7Z6phxWsfb fx7/L6kSOQPoJ0MqwQc956C05JfRCc2xRcFY0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887142; x=1735491942; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=NwS9bqPNk2OXzCeRci1yO9vG0EcREplslcDuQdIU8aE=; b=TpoR3tsw7PosAqVAQqdjo8R8OJJiOU0+PhfdjpN9Zn8xx0DHWFEc7G+4rsQaLUk98S sjBRBiN6AEPg+MCzGFeF7XWIrSViSZnEv7j8kSAAkbIybpWk11Eqf02eNeiRhvV6/bLv +Q5wKTQH+Yf+k1fOnY8BzVhfkXRTPqvbAxJcfTV+csgowI0AMDQVkNKHOh8bNTQcBl58 WguogeSj9/9AOpPkplPeGImVQ2ixiBk45O15VT9U3zWy3use2Ntrxc5vxf+AN3PZNvDJ ZemMhfdLbH4qWm3WUghSon1bdIyZkemwnnUZsquAQkWxuckvGXZ4OiWH9ZSYyxCP200o K9+g== X-Forwarded-Encrypted: i=2; AJvYcCWB5yA1LFAlOpOb13Y3J+TFRzRWi19GqfxZHFMiQun1HbDjSYDeOuoq/5XtF7Nxl1O8XjDRm5EQbqmURNDp@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy5J73daJqcUYxdch7a9DAn4JPU7/Hw3JKRFJoBzmzRhJOLWRZc tGFVdX6X8E0nL8Q9Cg9qMD+7TSKC8ZTps8fA/IFzcQpPMj5YpaDzDjTaUVFmDEfP0g== X-Google-Smtp-Source: AGHT+IGRIZIz4b4KsyR3s5OF1tmOK/E/YUZn8eIOcUePI1MR+JD34jOY8Tk+qLPGz4VVoaWBVFDIfg== X-Received: by 2002:a05:6402:34c2:b0:5d1:1f2:1143 with SMTP id 4fb4d7f45d1cf-5d81ddfe32bmr10306074a12.18.1734887142294; Sun, 22 Dec 2024 09:05:42 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:cd1d:0:b0:5d3:cfc7:9eef with SMTP id 4fb4d7f45d1cf-5d8025a9e8els222752a12.1.-pod-prod-08-eu; Sun, 22 Dec 2024 09:05:40 -0800 (PST) X-Received: by 2002:a17:907:2ce6:b0:aae:c9bf:41b3 with SMTP id a640c23a62f3a-aaec9bf461emr180911766b.37.1734887140316; Sun, 22 Dec 2024 09:05:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887140; cv=none; d=google.com; s=arc-20240605; b=GmqKJtH0XTTnXSEoMQMw+xK4YpQOrJz9g+4XH0q803juxx6laj2Ij0gOtVJYU/X6r3 oGdy/00/vfWhAiLN731GzUa3stM71l4OWkayLfx8WJ+lrZtsbtXtV6Y0CJY3BqcfCrWS vKSp+mEYkiw61OZAWTfobc5THc/Tfc5nYNFcNLIihhdAu1CDtuggll/ek16Xy8cl8Cnv ny5MYbnjwMp0my6WbbFFmIw9yywYW9fEmgYbFPgXqtwpPOBV74nDizoT8hSqurSAM9k6 RoefsvW0XMmk6Hjtc8aE9Jee+6guL17cpSjVEHDpEncJFq/iLddNwShwRXIOD6xFOvKL Vr4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=mSqZmzfg82O+4dHUY/JUhUjoJ4s2N8toybCaelOQrvU=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=SJ+SHoSYycywMqKy+TkoBCTlr3St2UHYuvNfHb3QKBGrS72Fa+ChwDAtvJULn2pCwV BN5eX+ecbNWqyDyD1MX974xeZRwfvKTn/t4+XjJw4TGkL/bKhRctvEWp8NvbShC+aAhO sU6kgI1nL+liotYhhrVOvTKgc5eu+Fj1qLOs+PqnK3m1Njx1ebsy0nb7ZTT+anfRdEeo 7sUMojB4HYgGUvPM/s4Xs69x8VKI4O3QBCb0uczzhzMdm9Ijv3jFI4fwNQPavKzbo1sv EACcroUsvMbLDi1/PeJDOBxU9+Kw1z6ExrtaJ2psfcLC9m2IaWCFj+QHPpgnEEuqcL26 HdGA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oMPcW8YQ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef51de7sor166604666b.12.2024.12.22.09.05.40 for (Google Transport Security); Sun, 22 Dec 2024 09:05:40 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvEUk1gvQQPwZWNUHfcaeudLpSodzJ3CznCcK8jpllCAMzXDsqYjpWZzP2giRs Crl2pmdBnYdqFds4Bep535fkQos5GPQeUfh1tgGPYCfZKDljRj/3Une7ZMThox7uX4oh0yUpFkS 7kUkH2OqL9kQRIGkHnHCNYYtvWtpJzA0EBe1kP+lIm7rCV6qgu7yoS9v6KjTC2eCOBe/62iwxp+ /j3MKvLYg/03Ia67s1kSr/b8bu8IN1APZ6cbY6yXEpPPf+i5iYyyEFizxcEoOhU9B/pi3sZkt0x ajhfWbAy919PzLxa5wU7vp3n0rfEH4KmiUb+bPIaUoKqDg== X-Received: by 2002:a17:906:730a:b0:aa6:a572:49fd with SMTP id a640c23a62f3a-aac3368c074mr1008129766b.54.1734887139810; Sun, 22 Dec 2024 09:05:39 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:39 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 01/18] dt-bindings: clock: imx8mm: add VIDEO_PLL clocks Date: Sun, 22 Dec 2024 18:04:16 +0100 Message-ID: <20241222170534.3621453-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=oMPcW8YQ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MM_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MM_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mm-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 1f768b2eeb1a..102d8a6cdb55 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -16,7 +16,8 @@ #define IMX8MM_CLK_EXT4 7 #define IMX8MM_AUDIO_PLL1_REF_SEL 8 #define IMX8MM_AUDIO_PLL2_REF_SEL 9 -#define IMX8MM_VIDEO_PLL1_REF_SEL 10 +#define IMX8MM_VIDEO_PLL_REF_SEL 10 +#define IMX8MM_VIDEO_PLL1_REF_SEL IMX8MM_VIDEO_PLL_REF_SEL #define IMX8MM_DRAM_PLL_REF_SEL 11 #define IMX8MM_GPU_PLL_REF_SEL 12 #define IMX8MM_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MM_SYS_PLL3_REF_SEL 17 #define IMX8MM_AUDIO_PLL1 18 #define IMX8MM_AUDIO_PLL2 19 -#define IMX8MM_VIDEO_PLL1 20 +#define IMX8MM_VIDEO_PLL 20 +#define IMX8MM_VIDEO_PLL1 IMX8MM_VIDEO_PLL #define IMX8MM_DRAM_PLL 21 #define IMX8MM_GPU_PLL 22 #define IMX8MM_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MM_SYS_PLL3 27 #define IMX8MM_AUDIO_PLL1_BYPASS 28 #define IMX8MM_AUDIO_PLL2_BYPASS 29 -#define IMX8MM_VIDEO_PLL1_BYPASS 30 +#define IMX8MM_VIDEO_PLL_BYPASS 30 +#define IMX8MM_VIDEO_PLL1_BYPASS IMX8MM_VIDEO_PLL_BYPASS #define IMX8MM_DRAM_PLL_BYPASS 31 #define IMX8MM_GPU_PLL_BYPASS 32 #define IMX8MM_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MM_SYS_PLL3_BYPASS 37 #define IMX8MM_AUDIO_PLL1_OUT 38 #define IMX8MM_AUDIO_PLL2_OUT 39 -#define IMX8MM_VIDEO_PLL1_OUT 40 +#define IMX8MM_VIDEO_PLL_OUT 40 +#define IMX8MM_VIDEO_PLL1_OUT IMX8MM_VIDEO_PLL_OUT #define IMX8MM_DRAM_PLL_OUT 41 #define IMX8MM_GPU_PLL_OUT 42 #define IMX8MM_VPU_PLL_OUT 43 From patchwork Sun Dec 22 17:04:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3722 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 81C1540CF6 for ; Sun, 22 Dec 2024 18:05:44 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3f55f8f3asf4393664a12.2 for ; Sun, 22 Dec 2024 09:05:44 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887144; cv=pass; d=google.com; s=arc-20240605; b=fj7Wso1FCS34lZ/t00JCym+XH89JGLemUhA5YhFNd/JsPSjFyDcuOO0ER0Nn4mf7tv no9yfdCPvkoVvtPdXxLgK4KUdqcbsdqRk5M7XjRgGHeepRnkclvr+dtrvM68Sjsi+GoB OvGkyiSQeBThGRfth3r1l/VuCMOX5YBPCSHiPJVODtU+zh7ZB36FcTXwr4QSaaVnsO/O C2hd/LxwRy1qYul5nVmBycupfehYcG569e8BhrlRnjVVdv4kubcZcCrAmpIih9Z8nwOA kKC/+zzDWby2V6d9ezs1ZkN9T/UzEygCVpOfXRxIQVR0TrfFFc6xBZDbdtHYhVXpA5Ik 61/A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=AT6UuTBmSsJbyGPtAvVdXvLZx3nJEYU3+B/JQnaWf1g=; fh=+JB8QEE9bxLG4FWpdJ9ri2ZpHZHRlCoC/qv+J1v8bmo=; b=L0d+iiqs1LAGVJHbzUrBHRUHUD27MRN1O2faZHoqFAjHkNAuP4qPHymvId54TEO5NA FVvD1RSnjmCvmtETIRPcOotPpmULddJo454LJxc3entpvfKwk+LraSxkEfJ025jAHUeQ W2qU/m/k2UByNf28MuJLPXycN0MYgi4sgHsBD3oyB0GhR4f6s+O6SbPW3W143kNbcxyP bmkayYwEXFEVfLA/qbbn39hOh2TSKlNc62zJP4ESRSOQckUJIeRoG4rB9lJNjFrKqVsm LCqdcLfCEKOvO3bnJtV/OSEmy5gYxA6ZtPBijR35EDKjTJ0kGWqAcMXm1VFbDMmEXuXj gnMg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=CUA8Fm8f; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887144; x=1735491944; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=AT6UuTBmSsJbyGPtAvVdXvLZx3nJEYU3+B/JQnaWf1g=; b=g00UQQwWdnGRiyh4DROgdcIuIm6D+gC5t8UwXyhIoo33C9foLgoKpkSW1n2NgHcX7+ odkCPuPMLltCYg1SJE2UpNfCp4SyVqdnLJ9hCj32XPPo8CFvqsM2H6683iGxGibwtoDj 91GGGzTeiVqV6s+sEYLg+Wbt0GaVT1VIkO7DY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887144; x=1735491944; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=AT6UuTBmSsJbyGPtAvVdXvLZx3nJEYU3+B/JQnaWf1g=; b=tWgtY89BeZniezwXrlWzievMB1iW6sCmFNkiVssGnQ2zm7OjasBIJ+xuTxcbWJ+hlN 2GDJof8ScuXpkG0aRtv/TTN28SJ3S68q1t5PfuBA+CTz0yVyrNzc+GDD7h19FYOARj/8 qImaaHFczyXLcPViQBlG9BfPk6RiRmctmGTRcSUUXYFYIfN8SPqGP+PRDYNUsPOdBSoE ywirAujQW+fS3Lh9zmO256f7b1pKYLpcGnxxSj6wEgbPa0cfYbVMMMcwUP4sPpXqdCjP lVNQkt3LUJbTOSZIUe5mvGj1Hze4mLVIYE4wYS53VimlOAghujYmd8seHYRRFkE+uWNn NYDA== X-Forwarded-Encrypted: i=2; AJvYcCWcj0nPBx40RYsFzBb2TxsZPAuGEfphV4hSnWH8WGxvFD50BBNzzBsagnBjNveCcejEMz/MzFqlOolCSx7v@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Ywv0Khe5f8pJtd1bwszJQOFKn3IYfe0RKgJdHijYVhIQG1YftQS bClBCxwAkcJgsXU/tqlrWBDF+DSTUq7BNIAb76Pt+BHVCjsGuob+JoYTVjJeIFucLw== X-Google-Smtp-Source: AGHT+IHMkSr+fFYKXyKJm+2bdT6xXngulibh5oX+HM+PZrubr17yaj+6pbsg3ahRZzhz+RO7w6ojSw== X-Received: by 2002:a05:6402:2813:b0:5d4:3105:c929 with SMTP id 4fb4d7f45d1cf-5d81de203fbmr9566610a12.23.1734887144066; Sun, 22 Dec 2024 09:05:44 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:a458:0:b0:5d3:d143:5a84 with SMTP id 4fb4d7f45d1cf-5d8025b289fls1699943a12.1.-pod-prod-03-eu; Sun, 22 Dec 2024 09:05:42 -0800 (PST) X-Received: by 2002:a17:907:2d28:b0:aab:ee41:eab8 with SMTP id a640c23a62f3a-aac2ad82b21mr870180866b.13.1734887142167; Sun, 22 Dec 2024 09:05:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887142; cv=none; d=google.com; s=arc-20240605; b=eWOCmMoRaGJIzuI4qqgKqdCXMDEYjQj5QlM9kA1onc+Yc8AtWCWLpbKvC1IvA/rtuw MBz+owH5big5/Ms8nRcs0yyebkcvw7Fm32KLMS8uQAznIURu9iC9uZbS5mOe+I4IOQDZ uRNlvUpFPlTUFUbw2pVvYvu/47vwttpzTABNmpRiiEuc7BizW/fwjcEMuxx4rJ8unRSB QbKVxQN86uzhxG+JbytZhaQi+IMU9YyzstRHRP2838JyjwgnmGuHDi5MY7GoU41Kjamg 1Zj1UwlPJtEZCq+ygtEPfvUJ0GuSr+45+NeW2DXaAIJmzbHpkWknl33YZWs+QUDjjjU+ fB9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=W31aoDV8LIQZKU9LN2RCeTz6LFH2kV0F9x7XuGAi4Ro=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=FUoTMCZhi6JyFUHfh8R3gTqYp38QdV9A9qKbnLUDCbepihOaIguRi1awzKkRWpb8H7 l/X0p3+9XCiwD3yz3esbQc8b8nUd1ybRDlpOGi4Ylixh5dMmRErsZ27oPgpxGObp+i+F Ojwc81sLLVxnsZG1WyLVWhfDljJ7Nm2CI5fWROv15hmBi2/LS7SW3/HWapaleybG2I8P OB+sz3l66yt5GUl/ZlMxcolaiFNxo+LA/q0/ja8SPDiGpj+ZnmMOn138oPp/q8aoR8gE f9j1F+LLSO0QdzrdHkEg6i0DiR7rZS9o251UdydNdqvpse/tsdB3g3lPOWQPBzbTbJG0 h8rw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=CUA8Fm8f; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef1e8d0sor310524266b.13.2024.12.22.09.05.42 for (Google Transport Security); Sun, 22 Dec 2024 09:05:42 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsU583fEEiysvnroJCUS+vT/Uu68sVkmeLoVhcZrI+ZkeGz/1c1ZYeM7jl2Bve ydG7hIjzE6ziLrfyrA2B5cncLxyot5agtAaWK4UkCSMin1PAZOa9/7WYXfwTMX1ufK9N0DsDLKB 9CZPp4S0GmcYOSHdlxAvVqoeTDcQMvsehXcQ1HYvYe+f21o21DO3jZ/imfXgi5CZvx9waeC5cLw raH9Mc1WKwfw5SN4V+xfA9XjsmE5155J3w98tkbwx7yiZAxp6LdnUdTvw4/Vtcw2qPibTNoV2bi 8xLOhcztFiu7p/1ehG9jtVZ6WqxPFhRyi/3fRsUcuqEOAg== X-Received: by 2002:a17:907:d043:b0:aae:85a9:e2d with SMTP id a640c23a62f3a-aae85a90fb4mr550187066b.45.1734887141508; Sun, 22 Dec 2024 09:05:41 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:41 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 02/18] clk: imx8mm: rename video_pll1 to video_pll Date: Sun, 22 Dec 2024 18:04:17 +0100 Message-ID: <20241222170534.3621453-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=CUA8Fm8f; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. (no changes since v5) Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mm.c | 102 +++++++++++++++++------------------ 1 file changed, 51 insertions(+), 51 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 342049b847b9..8a1fc7e17ba2 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -28,7 +28,7 @@ static u32 share_count_nand; static const char *pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char *audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char *audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char *video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char *video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char *gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char *vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -42,22 +42,22 @@ static const char *imx8mm_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m static const char * const imx8mm_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; static const char *imx8mm_m4_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "sys_pll1_266m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_vpu_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "vpu_pll_out", }; static const char *imx8mm_gpu3d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "sys_pll1_100m",}; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "sys_pll1_100m",}; static const char *imx8mm_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; @@ -72,28 +72,28 @@ static const char *imx8mm_disp_apb_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pl "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", }; static const char *imx8mm_disp_rtrm_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "clk_ext2", "clk_ext3", }; + "audio_pll1_out", "video_pll_out", "clk_ext2", "clk_ext3", }; static const char *imx8mm_usb_bus_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; static const char *imx8mm_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_apb_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll2_200m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_dram_alt_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll1_100m", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll1_out", "sys_pll1_266m", }; @@ -108,10 +108,10 @@ static const char *imx8mm_vpu_g2_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll1_8 "sys_pll1_100m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", }; static const char *imx8mm_disp_dtrc_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_disp_dc8000_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_pcie1_ctrl_sels[] = {"osc_24m", "sys_pll2_250m", "sys_pll2_200m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll2_333m", "sys_pll3_out", }; @@ -122,47 +122,47 @@ static const char *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_p static const char *imx8mm_pcie1_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; -static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char *imx8mm_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; + "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; static const char *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll1_out", }; + "clk_ext3", "clk_ext4", "video_pll_out", }; static const char *imx8mm_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_500m", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", - "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll1_out", }; + "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; static const char *imx8mm_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; @@ -174,16 +174,16 @@ static const char *imx8mm_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1 "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", "sys_pll2_100m", "sys_pll3_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; @@ -213,19 +213,19 @@ static const char *imx8mm_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1 "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; static const char *imx8mm_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", "sys_pll1_40m", - "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; + "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char *imx8mm_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; @@ -234,31 +234,31 @@ static const char *imx8mm_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "vpu_pll_ou "sys_pll1_266m", "sys_pll2_500m", "sys_pll1_100m", }; static const char *imx8mm_dsi_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_phy_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_dbi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_csi1_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; static const char *imx8mm_csi2_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; @@ -286,9 +286,9 @@ static const char *imx8mm_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", } static const char *imx8mm_clko1_sels[] = {"osc_24m", "sys_pll1_800m", "dummy", "sys_pll1_200m", "audio_pll2_out", "sys_pll2_500m", "vpu_pll", "sys_pll1_80m", }; static const char *imx8mm_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll2_166m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", "osc_32k", }; + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -327,7 +327,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MM_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MM_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -336,7 +336,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); hws[IMX8MM_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MM_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); + hws[IMX8MM_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MM_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MM_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); hws[IMX8MM_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", base + 0x74, &imx_1416x_pll); @@ -348,7 +348,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL bypass out */ hws[IMX8MM_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MM_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MM_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -358,7 +358,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL out gate */ hws[IMX8MM_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); hws[IMX8MM_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MM_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); + hws[IMX8MM_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); hws[IMX8MM_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MM_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); hws[IMX8MM_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11); From patchwork Sun Dec 22 17:04:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3723 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2F70C40CF6 for ; Sun, 22 Dec 2024 18:05:46 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3ce91c403sf3589204a12.3 for ; Sun, 22 Dec 2024 09:05:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887146; cv=pass; d=google.com; s=arc-20240605; b=GkUV3nqKI8KUyu+rmNpUBQAP2bDIOVS1VhRFbx6jjCOHTmMHQiLYq9WR2ixE6EXso3 pKDnJGCIN9o+UpX7Z2SO/bQcvfrgVYFinzQdHtK0cZGuaMHIgorp/rSVT6eLIUv0pE+x PuYSgDbahbE+UIcM3dHiz+iLySez8LAA+kpJ3Dsq+sGfQK4CMxfhXfPx1lqNyvn6zfY6 0FDpqplatYkKgXiHpAMg/Q9+JIdpK28Yc8rS6Wn4wAbggK/VUkbLxPjRkZbqi6FLp+av +xyGWz49Z5pzf9oUwO4V1cKcepJLdw1w3NNy2lzTkO9FNQS0x1OYzdFz8xszSgjGSIqI E+2w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=s4zhzUiTOGDUf29cBmdF88+28cREOImuqH2Hzc1tdAc=; fh=VeTUkpqU+3Fv1sAJmHAofHOqrZt/u8CToaRDyCvLxjg=; b=WhRsdncFAfn6LwGoRlDdoQmOwAK5gKjnEFhn4jtCaAqyl1rBgLwsLrUAhR2Fkh5l2j UnsvNb2n3Azedht5HX/gRRV/ivnPCLjvQtnISvSaMQp8U2YjUG8t+X9ajF1liNXD9a3v 6nFbT5sfeJbc/C9yG2bINmUkOYSRoXFMUQ4a2f8pkR6SYo5AEcCK3fvNqtxHUEs9ccNB kR/uwsaEcsUYcr7/qmyJHnUHBxCfsllUZJdtddulGpF4QCjymzB2zfRHnUEIPjKI8zdy Ar9a+9E/WvysFc86GCDN0NrgUR/epD/Hm+woxWFIefSJobecUfmk22g3imxNXJSFDyFb cFDw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pgcG+tn1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887146; x=1735491946; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=s4zhzUiTOGDUf29cBmdF88+28cREOImuqH2Hzc1tdAc=; b=Y4vwu3gA3Lyjd0FuRhSDC65ZOSdYg61HVCPGqgbBrf4+CnDuH1uj+aGQNQFCjh6Lsx 2Wqf+J90XuRfbrMKLPUfdI1X3tIoez4FXY5f2xyq3j0KoMPyBlWcg2OKc/AqdcrVtNev xMHmugYQR1mxPD3teAeLLVgkPMBlk4pY6tG1I= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887146; x=1735491946; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=s4zhzUiTOGDUf29cBmdF88+28cREOImuqH2Hzc1tdAc=; b=BfP33xWNXmIJn0ZIEw5M4wfTAzjMkmBf3xVCBMJT+r21AXWxKx5H1YCE3ajmS9J2Y9 0GwsGVHr5ch65f2HANnzC0fr5mCckOq85xeAN7QNtpx85R7LxeDTG87VA6qIHxwV1waG SNP7x2vSA+PFqFtojHBcRnrNTQs9jb0h7aFJKeFd2gI6Z6Ebr9+CoYWO39WdhHkuWVk3 fsvHR4T5I9i0bD0Dm0ViLidbUzu0NVYKHLszdn/Z240aYNr4Z4ifVJfcCMGvqPNiWT52 kKgwpG2JkeZGFt6i/4yR0JtSr4Heoks9lFCMYTE9nMEyOAO/SoXWSlzWRrHYGFf4CUal 6/IQ== X-Forwarded-Encrypted: i=2; AJvYcCXQ1gKlwet7Em726EGKFWOHVnyYj7kHjzlOBq7MRnPCEaxWr6nqbWJKlL8xK50E+XX0wPRfY0k5Ng6y6GoL@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwDhAsCjJgG38UhSsg9I0Nc9A239RSYA3pcfmYu5i333sade3Iy Yu9LXCkgEaSxDOjn156WYPEROPlIfZZRns0gum4BchYv+xPcy1d6V0qzWzNA++zCSQ== X-Google-Smtp-Source: AGHT+IFE0HSjjFn+PWz4upE/QskdgwUlIjVLljPWuScG6+urB4kkWN0vGIlaTR4koeW+bUGLMEni0Q== X-Received: by 2002:a05:6402:360b:b0:5d4:5e4:1561 with SMTP id 4fb4d7f45d1cf-5d81ddcd24fmr9755302a12.20.1734887145834; Sun, 22 Dec 2024 09:05:45 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9f09:0:b0:5d3:c489:125 with SMTP id 4fb4d7f45d1cf-5d80243f086ls2527a12.0.-pod-prod-04-eu; Sun, 22 Dec 2024 09:05:44 -0800 (PST) X-Received: by 2002:a17:906:c10b:b0:aa6:7d82:5411 with SMTP id a640c23a62f3a-aac334e4c3emr916201066b.40.1734887143912; Sun, 22 Dec 2024 09:05:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887143; cv=none; d=google.com; s=arc-20240605; b=SOe7uJKV8ahHE2O2LQsbDqK+SjA23SoIDoUuI4JMXUHWMLLGHoA0qQHzIibT0QiWL8 mmo8AzRLDYY353pXuCs71ihMxQSARM2bFnTZ7ktkIEmdAmrxd/5EGfGzOeRMdncRk5z5 BmuerJvv5Nd2rS4Ectb9XHu3SgeyihNZGSK22QoguexP3Ntr1ZWTVGSnSFLyHA6CJt6d Y9+HxegJpjl9ZLuJz0Er8IfKwUO27xYa3w9E3MO86v+3/MOV+eJKCsw5x5tYYW/2fWVI tijRS5ShAjAQFLLgdWFWIzVrek8iXKL+CJON3ELgjJvSGWNWphCsiwWa+/o+ekDC0XmU tysA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=RyU4lCuYuLHxLX+AwXcVxyfMEtnFlBSdsy5ZVGUKyRI=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=AV81+ZHff+z+rKBk180C/vWHP4VuK5rvS8266Rbh7Q85C6r7p9TDbyN4MUJEpzTsOJ 0by+S3fv9uXwTY4/z8HK+JGRmhxxUnsC8IM5VzbYagpKMl5AH06v4ul6I4wT9v+tyfNY Wt09Nd6np5gu5+Uc/Ei0RfHohqJTyqTwszJi0P1hCFwfFv4JYoq4dn28lEOMs5/1xMzw g6W5tuBpSH/LftUzGjJiiDhjEJIJv5z+NGOROj/DSh8rSrqP+9PR1iHHP8tXJfrnIaA9 tOYi4YMVUL3Qvh5ZAvm/8yZby5f2CF4Dr+gyb0BsI23lgAyffXiIX0vtBgSwBG1Xmnrq vnag==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pgcG+tn1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e836104sor272512766b.1.2024.12.22.09.05.43 for (Google Transport Security); Sun, 22 Dec 2024 09:05:43 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvkEzMdpK1YWwPmklDGb50NFQSVXi5T1apTpHUR0kjMvHI5fbBdqLE0AOhGwGM IJGjQN9EVxRSaNtF4hOp+Zke+4T8FSAIjJDYeLJeVKZjFxkSlFqvPWHY3pVDFZbeLHGar793rZD 8o3nbDiraoDT5Tmy2UMiR12P2xq3fF0t1cx+cyHNZwHGSQ2lnQFjE9uqx86KfjbIvu4MZpvpksy nIo5xrh9uRDzRDRuSnGe+RbDTluWc9KKmM9LrYxGC62EHqLYc/Zx/5ZmwVM958jPCnsAgRs2OMj vUkyC5k8I/JzqfoFz5xGcURnahY2E514mLyHOxzSGI3shw== X-Received: by 2002:a17:907:3688:b0:aa6:aa89:6d5e with SMTP id a640c23a62f3a-aac2ad7f926mr1174889966b.18.1734887143441; Sun, 22 Dec 2024 09:05:43 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:43 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 03/18] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Sun, 22 Dec 2024 18:04:18 +0100 Message-ID: <20241222170534.3621453-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pgcG+tn1; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 From patchwork Sun Dec 22 17:04:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3724 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id DA71140CF6 for ; Sun, 22 Dec 2024 18:05:47 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3f01eeef8sf2879148a12.0 for ; Sun, 22 Dec 2024 09:05:47 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887147; cv=pass; d=google.com; s=arc-20240605; b=eOnZDGRFvJeFGlI0ADY/YK12aZBYlZYwCUkP3S8dSK7faU34vFTSznnFNQzwePFAle A66WK1S/5S6E5HiqVPKTK3fbv74ziy4QnKOXnu/JV12tIy6ty+uVE6zCLrjcxOFVuxmj bu4Ji04SyleZkCKq9RM6kWYpODqOYaZauU5WQFLtP8yB5u177bITT3atFaP/yj1aZD83 QC9ytne1Rovia0YYm31mFnfAwmWR55h1ofxjTnRnInw/YOWVCotA/2z3Y+XgbuGYDq5L pPd4zktCLsxO+aFKpLEW3wQqYoERTN9Bs5lAXMPwfPkKFep10tAu6iENuapkQqOa3nFS B/WA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8L3aBD1PIydMKtQS6WQrd3ZoJ17fnx392DyNsNMb9vs=; fh=7MTIi8RIl5lEB35Eoc7CQQotLMh+c6CGF5EsRW6YiIc=; b=Xj4wdhBR9SmhIsmwjPY6lchl7R+WLH8d1pDObyGpz4zrRfZF+6HR97UUI/0Cob3yxG xdzLd3+IJa4cECMn30a9+LPgEdoNBBT6y+ZuToDY69JzWnPASJ+d9plH6qc71NWkC2Ft i2edzV85Qp5VUsQ2aPuymh5mTQk0B4PYYvjXOi4NuHSt7MAU4tFU5PVEzT0UHvzFVaSm kBRnSNqDnQfr6D/YqfIushdTJ3ADi0ikoeN4frOQdxDVdZt0hujfscmMfOlLAEgQIln1 z3Totdp4b9ucf5QepbjL273Jk8ZFeFGnvvClvMGETMo4RqpOCGDFRFzLyVtuaxg8Aykd ++YQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TobYC3Lu; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887147; x=1735491947; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=8L3aBD1PIydMKtQS6WQrd3ZoJ17fnx392DyNsNMb9vs=; b=YDLc09YqE2mLWYCRZzS2ZblgqBEAS8e9kLBpnskbR9r7JsNs4YIh3jNs3uR+hzpRrM w1A/AdxVL7q1gdG4Y//ItxWD/v73wy57zEXUuLiB62TsKazjoFEsQSrjOl05Ko2RvDdO Vg1VgP7O/l7fCrEUxKPg7qomdexRtstyH5+yE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887147; x=1735491947; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8L3aBD1PIydMKtQS6WQrd3ZoJ17fnx392DyNsNMb9vs=; b=FXJ9dC9B7GJLrc1tD9GTMc2sWx4YCVFHcXnQenFP1gk1RxVxiB7HsP2CwNYpg9Yt4i waaypA1UbyCgEm5ZJo6teHqzXY7ERlEIcdTp91rnBb+QJiMeZhAO48TwfFAVF7Gas1kN RXWS21bp49/hFA+6jwjiLOXJzhViPQfNi5tXLvu9JsBWngDFjcCavXprsGZCJLhDfQqb FGZDpoW1jIXId7wnVA+mWhwpFOwUBXCJPgX0H6JVTU9O8TMrs70rCCo+kui+R+EGZpbV BCcvVgw4E4kXeVCEUx3D1JZoVgjn2aagW9W2Oz3gNm1nzlQvoX5UFYmOSd5xfQn5/kjf HUpg== X-Forwarded-Encrypted: i=2; AJvYcCW+5XjD45+Vz3jGHzolJbvAHE/rX2wlNi5+/nehtLbEh7bPQujeqGVdQvB3W+OdKQjJAlYb6aT5WWlJcL2T@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz9f9sCOvGWYCK7VdkdQ+o1veHYfGJZhlk/Plj/v7qKtfPgETIy xyCdZeOzPRIbPHyHPFAOSkRP5MkpX/hUmBbTItXqzhNz5BjEoteeVAtQ/tcj3k5CwGYR+RRR8A= = X-Google-Smtp-Source: AGHT+IEHu31FXmmb7tFc5rCW/wcYK7O94RKOgIq2vVUhAVAcvXUJxaFqEkuNJNF9lopCP/gCRSzPew== X-Received: by 2002:a05:6402:2749:b0:5d0:ed92:cdf6 with SMTP id 4fb4d7f45d1cf-5d81ddc1b64mr21521633a12.19.1734887147494; Sun, 22 Dec 2024 09:05:47 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:aad8:0:b0:5d3:d2b9:4c4 with SMTP id 4fb4d7f45d1cf-5d80246072els866451a12.0.-pod-prod-05-eu; Sun, 22 Dec 2024 09:05:46 -0800 (PST) X-Received: by 2002:a05:6402:4004:b0:5d0:d91d:c197 with SMTP id 4fb4d7f45d1cf-5d81de06591mr27522890a12.27.1734887145612; Sun, 22 Dec 2024 09:05:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887145; cv=none; d=google.com; s=arc-20240605; b=AuQaO6U4OwZW5+Aca6EouPed8yzM4FYWcJMgj2rYysN2LZvqJsfdkN4qosNwKxdX/l VAohCJIcWwBB3s5t3gpcEQItqFW1+Xkyyr0Dfh9NmfrngxsjPannCtNfI2eCKfx1yOrC 7PbNKtQZlnpQGksjVItL/sAN/rWzXAQoM/gn/mAhJaYzrdTfyUuV+cMXUxLtoClIEeFI /8XDYZjBWi5c2QRWLCy1BipkVcEqqMnK69ABH7lN9Cgfo7Zr3Vh/AkRqtCbG7Ohj7rGl dypM6IkgGKgNk56EKzS0jnwm/QWq8HXKmCgR7+X1fyPKdH3eI9IdyBOH4EowdkYuEfWn Bvpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9vZslcl/p1/xxigMLiQBJrjKwBlNwCl/mDsJ7Wd+QVg=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=XdgYzFSjwPdDKiHTwCh1N2sWbX8Vslm6kBh5sQIunrz7QoeGeqL9I/ndzCZMXGEuhq j7CUkQAyxk1+dfxFWJgTITUjqC+mbDg7D4lajMpm/6AsvxUpFZuXrkirXTYVC5NDZFJf K2qbxcZsjSsYHJqd+t9QPwunNfxhYyP+/11vhMY5/AmBdQ2UcnqJxW1K9t50htDvTNx0 b++h5F+gIj89MedJXFcqnyVXC9GMU/BqyIUY6jqhIzspxCJuADPaEYOe6rENt/4yrDuH eskmnjiIUyAg26sc5n8XcQwU2eTHE/LS5e4S5yep2THD1acd4uEWcfipdtQ/NKp5Brp0 juXg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TobYC3Lu; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef8b349sor239019466b.17.2024.12.22.09.05.45 for (Google Transport Security); Sun, 22 Dec 2024 09:05:45 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctHnen+bF38Ay4wwvi/Z6eCDAspM80ULB2rJeJdjBs3XW/P3UVqWCCNFKjdEmd zpMq4s+jaaiqn0LEU1xKo6yI01HKYyOLK04PFYPOWuuJELqLTk+Q+oEDBzC1xCFmJFnXId2hh4D KS+pCONuImK97R37RwsXPwaXihCss9GMXix42S1VaBOizMgKjouH9u9vPAgEDDw1Nzm1CoGQm3u Fhf7mvLHUgGh9HhFc0IDkmRtY1CKH+AY+qoaQpMYtaIJpXkmncvxEXlX8FP8hsFWuZikUPSbWFZ kMN7iDGHnGY9k40F8tn1sfNcLAyM3i8kDVjO7pk2iU6Ylg== X-Received: by 2002:a05:6402:358c:b0:5d0:8f1c:d9d7 with SMTP id 4fb4d7f45d1cf-5d81dd83b30mr26956198a12.4.1734887145088; Sun, 22 Dec 2024 09:05:45 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:44 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 04/18] clk: imx8mp: rename video_pll1 to video_pll Date: Sun, 22 Dec 2024 18:04:19 +0100 Message-ID: <20241222170534.3621453-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TobYC3Lu; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. (no changes since v5) Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mp.c | 118 +++++++++++++++++------------------ 1 file changed, 59 insertions(+), 59 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 516dbd170c8a..e96460534e7d 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -23,7 +23,7 @@ static u32 share_count_audio; static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -40,27 +40,27 @@ static const char * const imx8mp_a53_core_sels[] = {"arm_a53_div", "arm_pll_out" static const char * const imx8mp_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "vpu_pll_out", "sys_pll1_800m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_ml_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_shader_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_audio_axi_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_hsio_axi_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", @@ -72,11 +72,11 @@ static const char * const imx8mp_media_isp_sels[] = {"osc_24m", "sys_pll2_1000m" static const char * const imx8mp_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; + "video_pll_out", "sys_pll1_100m",}; static const char * const imx8mp_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", @@ -96,35 +96,35 @@ static const char * const imx8mp_media_apb_sels[] = {"osc_24m", "sys_pll2_125m", static const char * const imx8mp_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_io_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll2_166m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_mipi_dsi_esc_rx_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", @@ -159,56 +159,56 @@ static const char * const imx8mp_pcie_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_160m", "sys_pll1_200m", }; static const char * const imx8mp_i2c5_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c6_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; static const char * const imx8mp_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_enet_qos_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_qos_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_phy_ref_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", - "sys_pll2_250m", "video_pll1_out", }; + "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mp_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", @@ -223,19 +223,19 @@ static const char * const imx8mp_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "s "audio_pll2_out", "sys_pll1_100m", }; static const char * const imx8mp_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", @@ -276,42 +276,42 @@ static const char * const imx8mp_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "s static const char * const imx8mp_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_gpt4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt5_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", @@ -328,19 +328,19 @@ static const char * const imx8mp_ipp_do_clko1_sels[] = {"osc_24m", "sys_pll1_800 static const char * const imx8mp_ipp_do_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll1_166m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "osc_32k" }; + "video_pll_out", "osc_32k" }; static const char * const imx8mp_hdmi_fdcc_tst_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mp_hdmi_24m_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_hdmi_ref_266m_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll1_266m", "sys_pll2_200m", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", @@ -349,26 +349,26 @@ static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "s static const char * const imx8mp_media_cam1_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_mipi_phy1_ref_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; -static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", +static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; static const char * const imx8mp_media_cam2_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_ldb_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_memrepair_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", @@ -392,12 +392,12 @@ static const char * const imx8mp_vpu_vc8000e_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll3_out", "audio_pll1_out", }; static const char * const imx8mp_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; -static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -440,7 +440,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", anatop_base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", anatop_base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MP_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MP_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", anatop_base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", anatop_base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", anatop_base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -451,7 +451,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", anatop_base, &imx_1443x_pll); hws[IMX8MP_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", anatop_base + 0x14, &imx_1443x_pll); - hws[IMX8MP_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", anatop_base + 0x28, &imx_1443x_pll); + hws[IMX8MP_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", anatop_base + 0x28, &imx_1443x_pll); hws[IMX8MP_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", anatop_base + 0x50, &imx_1443x_dram_pll); hws[IMX8MP_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", anatop_base + 0x64, &imx_1416x_pll); hws[IMX8MP_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", anatop_base + 0x74, &imx_1416x_pll); @@ -462,7 +462,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", anatop_base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", anatop_base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MP_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", anatop_base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MP_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", anatop_base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", anatop_base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", anatop_base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", anatop_base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -473,7 +473,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", anatop_base, 13); hws[IMX8MP_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", anatop_base + 0x14, 13); - hws[IMX8MP_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", anatop_base + 0x28, 13); + hws[IMX8MP_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", anatop_base + 0x28, 13); hws[IMX8MP_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", anatop_base + 0x50, 13); hws[IMX8MP_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", anatop_base + 0x64, 11); hws[IMX8MP_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", anatop_base + 0x74, 11); From patchwork Sun Dec 22 17:04:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3725 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 8259440CF6 for ; Sun, 22 Dec 2024 18:05:49 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3f3d6a999sf3240369a12.0 for ; Sun, 22 Dec 2024 09:05:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887149; cv=pass; d=google.com; s=arc-20240605; b=axqK7ZdF/6x3HklI4nK0DdKLw1kzcREuo2zy9V0AsBRCU5fv1nomHka8r64KndkXyj GlAhJXBC7qw0IcOpligue39HM7zstocWNK7WXEpplLpCa9KhA7hCbo+yMlaPwGAt5mtG 0jGuyMih7zvzUiNIWYdLKcKW/zOPAknb+rOUCNuKwbhkFSTZocz6f55lTgO8ktyNtFn/ usBln/yuAozzUHAORXcDrIMdN5ARlk8nkwtywRWg9UMLK50iuA9OriNfMbgccQbqsBq1 ALfj1pAJeYIFEEf9x4al6BUabvRbMSAc5Mw3Zls8Wdy8QTJk0xxsDxlTxQQj0vDlK56x x2fw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2XX6Gaao5jwp/sFfnadoWyl5xT1O0jfOBxjV4sbD+vk=; fh=7B7/IOoNF0gc9fLGVQ7ltOWBIrWbga/dQBSQafKvpiU=; b=SHCPCzTnFRb3wrJ8LKCDvWCrRJvX7tkvX+aCncT62Eu7eJlFmRveoWAb8AyTnP3KkU lIeyCeHdO3UXORravMpoP5OICTBWJNNJLIaxEY67YdJ9wvyRYvhmjKeTq1E9onO4p/tn I7+N4JdEB2+GNGiuWrZbk+gAakETUB17bfyilUSLlJ16iPvXTLH9SaDCvyHK4wPosiYG z+ByEbVkxPS8s9syIeDi8q1otvFfTdSu+uD10XVz2FhQr8H07aV3tBOistaDk4mgHXnn TYB7hn60VqeCfA4appuZaH+LKHLpaVWe87HdP4jf9OaDrD9rdE6hxtvxt4J6n9zbzSMD SGhQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=p2tUa90Z; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887149; x=1735491949; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=2XX6Gaao5jwp/sFfnadoWyl5xT1O0jfOBxjV4sbD+vk=; b=PpIkcAtoJLwo3sSUtDRvTlgD1jWqQP/1G67ArLDQyvOGzgzRDQmA6BEiPseJhPEEuh kKxfXwr+T1scahzCgJdEZWPI3SlT7MDPXueIYky6CNZGaeWUOG9MDyar84rxIxB+O8Ls IEj6t7x2oi+9n2POOLZ9vBFfS4VCtj4n8irl0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887149; x=1735491949; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=2XX6Gaao5jwp/sFfnadoWyl5xT1O0jfOBxjV4sbD+vk=; b=kN5PbIdLnQAOIxeB+548E01I4zumpTM7abhd8jXTcIxeWkGgizoz14Qm5IgD38ptkJ QAnVqNFFqg9bMJAdf8Sur0uk5puPgzuG23+GWSG4RqBjhdaFoJTMgDaIRJ4Jw2rlt5ex rily7iMazYqz8g46aWaHYilRHN6W57GDYbrTPtm9V97fxY4aqPb6VhWX+Odm0DFKaRdY pQqgmZnBTG6WfWeoX9tTU/tx0hPz9OgM/LwOxSwZ71CiQ2Kp+CnrX3DOyzyTLr4Ca78M jAHpoK6YmmZColQglPPcp60HB/rWmyEKk0syP8XiZ7yH6+V75e5i4t63aC15+Ulkm/6q lTfg== X-Forwarded-Encrypted: i=2; AJvYcCVU6lJ97K9pa+PnQsaQpfC+ef8XDmflskdv5waZsVnpHu8UAuAwMYl2L+YE5p9e45DIa/OaOiWGYOW/wSIt@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yyhs6ibTZUv0rP6EJPjbdFYOYQQqiHu6nLyOryHQN0vLUHAT14h 9uzhNxHheJBtvO+dozbXman+Oeq7DcTT59+iqBRR+hMiA3Qv03WIUMhr+t16DFLESQ== X-Google-Smtp-Source: AGHT+IEhYcYItNvn/qDOK/ngljPLPkaxRq+Jf5UiO7d9mDin922W0PwXv/Ikc0Wg3oJywsiZSPTKrQ== X-Received: by 2002:a05:6402:274c:b0:5d3:f325:2c3 with SMTP id 4fb4d7f45d1cf-5d81de1c3a7mr9272074a12.33.1734887149163; Sun, 22 Dec 2024 09:05:49 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9f09:0:b0:5d3:c489:125 with SMTP id 4fb4d7f45d1cf-5d80243f086ls2542a12.0.-pod-prod-04-eu; Sun, 22 Dec 2024 09:05:47 -0800 (PST) X-Received: by 2002:a17:906:7311:b0:aac:278:98fd with SMTP id a640c23a62f3a-aac2ad80073mr934856566b.17.1734887147394; Sun, 22 Dec 2024 09:05:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887147; cv=none; d=google.com; s=arc-20240605; b=Q+iT0AxQqh9pBkeJ1ojAFMx4U2+zbSyUkPACBFuA8UYbKZPvSz/RcPU4pakKcuovps 712QBa52trOg41IGqpuTIIFxchIiNMkYuIMdeMufd3hJewDMJYf1Rq0nnMTjF5O+BeOj 3ahiM8xtDosNIYb7X2b5g4rxufgYu35SDY12X5d3+AeEvtZKXf1v+Wrk0tEWJEUcukew 9ZnKQoN9gxXIUH1v5A1SmJzLXN/dyX+VjwFwz1u5V4ZYH3+rX2Ua6tttHqKKJUZyEq6B AGekBK4XoqME2p6xlzbAo6LuS/jLz9gU15XC0Clc1K2CBV8GGP7NYdheAyuR9jvjidZh JOSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=I1qLwyOs2D7XHkgAAu9lxCutCMRdVZAgeMg9/akOJCs=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=CNwjh6q+YRDkRGXjaC9HRVvDir7rQenZkbUq534hvl7Z2cxJ10O4ixxp2oKkLQ8xhr zVbKiect7UAJbN9nUc5Rm5yPnPCPj4yHVpp1Ol4VGQDPYUt/6e6LaK4QQd95YojCnbVy 95vWvbM+pXlTCjBz1J9/RhqUtCPN+RMZLn9CPPSPNq9rfL+uUvIMKcIvtThkuDSHQ0+U pfdUdMJKWgbJRtehR8b5DQ9ev0f5A43c619EwXt+NpDP0I8KjL50WcCVcwN2L53MwcLo Xq486GR3Vto1zdXYn+dp1mQHNavg4qP+TDVAeS5nGY6MYXZUb70CaJQZzwf8wjzeuVPk lLXA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=p2tUa90Z; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0efdef4dsor279570366b.16.2024.12.22.09.05.47 for (Google Transport Security); Sun, 22 Dec 2024 09:05:47 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvQBRl/Gz/0NPzZ/sgSPPG88P2NuZZiULIIOl2KFbEk9jo4QhPA2TIuVyvAL+n ZdRy+9z28w1210tKl6Ed26UV/YYgdTx2REJd1SR4pxvBT2kUrMMxMw4+VacFwdwDUXr/EwRysyl Eh1iC9MtvXZ1JIdMKF9nKFMrWN0K5OvHQkq9zg7lrmW0wW2BWYFhdd9TlSRiDYvWYySsNAOWq9x rIdlSLZ/oM5M2mVSAYbonT9zCRdrwBmZRHanPL4x7XYxgNwNv4q6WJWaht921KYqXQBykbJsxQh x0Ki29beny2bzj6skTuw5/bsvRNPmvxDzDm04flPF6tvqA== X-Received: by 2002:a17:907:7e90:b0:aa6:98b4:ba4a with SMTP id a640c23a62f3a-aac270278c0mr648438166b.8.1734887146889; Sun, 22 Dec 2024 09:05:46 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:46 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 05/18] dt-bindings: clock: imx8m-anatop: add oscillators and PLLs Date: Sun, 22 Dec 2024 18:04:20 +0100 Message-ID: <20241222170534.3621453-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=p2tUa90Z; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Though adding clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the anatop module uses the input oscillators to generate various PLLs. In turn, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Furthermore, as agreed in [1], this change represents the first step toward the implementation of the anatop driver. Currently, in fact, there is no dedicated anatop driver, but the CCM driver parses the anatop node and registers the PLLs it produces. [1] https://lore.kernel.org/imx/20241106090549.3684963-1-dario.binacchi@amarulasolutions.com/ Signed-off-by: Dario Binacchi --- Changes in v6: - Improve commit message - Merge it with patch 10, 11, and 12: - 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop - 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop - 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop Changes in v4: - New .../bindings/clock/fsl,imx8m-anatop.yaml | 53 ++++++++++++++- include/dt-bindings/clock/imx8mm-clock.h | 64 +++++++++++++++++ include/dt-bindings/clock/imx8mn-clock.h | 64 +++++++++++++++++ include/dt-bindings/clock/imx8mp-clock.h | 68 +++++++++++++++++++ 4 files changed, 248 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml index bbd22e95b319..f439b0a94ce2 100644 --- a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml +++ b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml @@ -30,22 +30,73 @@ properties: interrupts: maxItems: 1 + clocks: + minItems: 2 + maxItems: 3 + + clock-names: + minItems: 2 + maxItems: 3 + '#clock-cells': const: 1 required: - compatible - reg + - clocks + - clock-names - '#clock-cells' +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx8mq-anatop + then: + properties: + clocks: + items: + - description: 32k osc + - description: 25m osc + - description: 27m osc + clock-names: + items: + - const: ckil + - const: osc_25m + - const: osc_27m + else: + properties: + clocks: + items: + - description: 32k osc + - description: 24m osc + + clock-names: + items: + - const: osc_32k + - const: osc_24m + additionalProperties: false examples: - | - anatop: clock-controller@30360000 { + clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; + }; + + - | + clock-controller@30360000 { + compatible = "fsl,imx8mq-anatop"; + reg = <0x30360000 0x10000>; + #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; ... diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 102d8a6cdb55..017c06e48430 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -287,4 +287,68 @@ #define IMX8MM_CLK_END 258 +#define IMX8MM_ANATOP_CLK_DUMMY 0 +#define IMX8MM_ANATOP_CLK_32K 1 +#define IMX8MM_ANATOP_CLK_24M 2 +#define IMX8MM_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MM_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MM_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MM_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MM_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MM_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MM_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MM_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MM_ANATOP_AUDIO_PLL1 11 +#define IMX8MM_ANATOP_AUDIO_PLL2 12 +#define IMX8MM_ANATOP_VIDEO_PLL 13 +#define IMX8MM_ANATOP_DRAM_PLL 14 +#define IMX8MM_ANATOP_GPU_PLL 15 +#define IMX8MM_ANATOP_VPU_PLL 16 +#define IMX8MM_ANATOP_ARM_PLL 17 +#define IMX8MM_ANATOP_SYS_PLL1 18 +#define IMX8MM_ANATOP_SYS_PLL2 19 +#define IMX8MM_ANATOP_SYS_PLL3 20 +#define IMX8MM_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MM_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MM_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MM_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MM_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MM_ANATOP_VPU_PLL_BYPASS 26 +#define IMX8MM_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MM_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MM_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MM_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MM_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MM_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MM_ANATOP_GPU_PLL_OUT 33 +#define IMX8MM_ANATOP_VPU_PLL_OUT 34 +#define IMX8MM_ANATOP_ARM_PLL_OUT 35 +#define IMX8MM_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MM_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MM_ANATOP_SYS_PLL1_40M 38 +#define IMX8MM_ANATOP_SYS_PLL1_80M 39 +#define IMX8MM_ANATOP_SYS_PLL1_100M 40 +#define IMX8MM_ANATOP_SYS_PLL1_133M 41 +#define IMX8MM_ANATOP_SYS_PLL1_160M 42 +#define IMX8MM_ANATOP_SYS_PLL1_200M 43 +#define IMX8MM_ANATOP_SYS_PLL1_266M 44 +#define IMX8MM_ANATOP_SYS_PLL1_400M 45 +#define IMX8MM_ANATOP_SYS_PLL1_800M 46 +#define IMX8MM_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MM_ANATOP_SYS_PLL2_50M 48 +#define IMX8MM_ANATOP_SYS_PLL2_100M 49 +#define IMX8MM_ANATOP_SYS_PLL2_125M 50 +#define IMX8MM_ANATOP_SYS_PLL2_166M 51 +#define IMX8MM_ANATOP_SYS_PLL2_200M 52 +#define IMX8MM_ANATOP_SYS_PLL2_250M 53 +#define IMX8MM_ANATOP_SYS_PLL2_333M 54 +#define IMX8MM_ANATOP_SYS_PLL2_500M 55 +#define IMX8MM_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MM_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MM_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MM_ANATOP_CLK_CLKOUT1 59 +#define IMX8MM_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MM_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MM_ANATOP_CLK_CLKOUT2 62 + #endif diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index 04809edab33c..b2fa73803d45 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -267,4 +267,68 @@ #define IMX8MN_CLK_END 235 +#define IMX8MN_ANATOP_CLK_DUMMY 0 +#define IMX8MN_ANATOP_CLK_32K 1 +#define IMX8MN_ANATOP_CLK_24M 2 +#define IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MN_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MN_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MN_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL 8 +#define IMX8MN_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MN_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MN_ANATOP_AUDIO_PLL1 11 +#define IMX8MN_ANATOP_AUDIO_PLL2 12 +#define IMX8MN_ANATOP_VIDEO_PLL 13 +#define IMX8MN_ANATOP_DRAM_PLL 14 +#define IMX8MN_ANATOP_GPU_PLL 15 +#define IMX8MN_ANATOP_M7_ALT_PLL 16 +#define IMX8MN_ANATOP_ARM_PLL 17 +#define IMX8MN_ANATOP_SYS_PLL1 18 +#define IMX8MN_ANATOP_SYS_PLL2 19 +#define IMX8MN_ANATOP_SYS_PLL3 20 +#define IMX8MN_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MN_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MN_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MN_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MN_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MN_ANATOP_M7_ALT_PLL_BYPASS 26 +#define IMX8MN_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MN_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MN_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MN_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MN_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MN_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MN_ANATOP_GPU_PLL_OUT 33 +#define IMX8MN_ANATOP_M7_ALT_PLL_OUT 34 +#define IMX8MN_ANATOP_ARM_PLL_OUT 35 +#define IMX8MN_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MN_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MN_ANATOP_SYS_PLL1_40M 38 +#define IMX8MN_ANATOP_SYS_PLL1_80M 39 +#define IMX8MN_ANATOP_SYS_PLL1_100M 40 +#define IMX8MN_ANATOP_SYS_PLL1_133M 41 +#define IMX8MN_ANATOP_SYS_PLL1_160M 42 +#define IMX8MN_ANATOP_SYS_PLL1_200M 43 +#define IMX8MN_ANATOP_SYS_PLL1_266M 44 +#define IMX8MN_ANATOP_SYS_PLL1_400M 45 +#define IMX8MN_ANATOP_SYS_PLL1_800M 46 +#define IMX8MN_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MN_ANATOP_SYS_PLL2_50M 48 +#define IMX8MN_ANATOP_SYS_PLL2_100M 49 +#define IMX8MN_ANATOP_SYS_PLL2_125M 50 +#define IMX8MN_ANATOP_SYS_PLL2_166M 51 +#define IMX8MN_ANATOP_SYS_PLL2_200M 52 +#define IMX8MN_ANATOP_SYS_PLL2_250M 53 +#define IMX8MN_ANATOP_SYS_PLL2_333M 54 +#define IMX8MN_ANATOP_SYS_PLL2_500M 55 +#define IMX8MN_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MN_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MN_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MN_ANATOP_CLK_CLKOUT1 59 +#define IMX8MN_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MN_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MN_ANATOP_CLK_CLKOUT2 62 + #endif diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 3235d7de3b62..8c076225fd9e 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -402,4 +402,72 @@ #define IMX8MP_CLK_AUDIOMIX_END 59 +#define IMX8MP_ANATOP_CLK_DUMMY 0 +#define IMX8MP_ANATOP_CLK_24M 1 +#define IMX8MP_ANATOP_CLK_32K 2 +#define IMX8MP_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MP_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MP_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MP_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MP_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MP_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MP_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MP_ANATOP_SYS_PLL1_REF_SEL 10 +#define IMX8MP_ANATOP_SYS_PLL2_REF_SEL 11 +#define IMX8MP_ANATOP_SYS_PLL3_REF_SEL 12 +#define IMX8MP_ANATOP_AUDIO_PLL1 13 +#define IMX8MP_ANATOP_AUDIO_PLL2 14 +#define IMX8MP_ANATOP_VIDEO_PLL 15 +#define IMX8MP_ANATOP_DRAM_PLL 16 +#define IMX8MP_ANATOP_GPU_PLL 17 +#define IMX8MP_ANATOP_VPU_PLL 18 +#define IMX8MP_ANATOP_ARM_PLL 19 +#define IMX8MP_ANATOP_SYS_PLL1 20 +#define IMX8MP_ANATOP_SYS_PLL2 21 +#define IMX8MP_ANATOP_SYS_PLL3 22 +#define IMX8MP_ANATOP_AUDIO_PLL1_BYPASS 23 +#define IMX8MP_ANATOP_AUDIO_PLL2_BYPASS 24 +#define IMX8MP_ANATOP_VIDEO_PLL_BYPASS 25 +#define IMX8MP_ANATOP_DRAM_PLL_BYPASS 26 +#define IMX8MP_ANATOP_GPU_PLL_BYPASS 27 +#define IMX8MP_ANATOP_VPU_PLL_BYPASS 28 +#define IMX8MP_ANATOP_ARM_PLL_BYPASS 29 +#define IMX8MP_ANATOP_SYS_PLL1_BYPASS 30 +#define IMX8MP_ANATOP_SYS_PLL2_BYPASS 31 +#define IMX8MP_ANATOP_SYS_PLL3_BYPASS 32 +#define IMX8MP_ANATOP_AUDIO_PLL1_OUT 33 +#define IMX8MP_ANATOP_AUDIO_PLL2_OUT 34 +#define IMX8MP_ANATOP_VIDEO_PLL_OUT 35 +#define IMX8MP_ANATOP_DRAM_PLL_OUT 36 +#define IMX8MP_ANATOP_GPU_PLL_OUT 37 +#define IMX8MP_ANATOP_VPU_PLL_OUT 38 +#define IMX8MP_ANATOP_ARM_PLL_OUT 39 +#define IMX8MP_ANATOP_SYS_PLL3_OUT 40 +#define IMX8MP_ANATOP_SYS_PLL1_OUT 41 +#define IMX8MP_ANATOP_SYS_PLL1_40M 42 +#define IMX8MP_ANATOP_SYS_PLL1_80M 43 +#define IMX8MP_ANATOP_SYS_PLL1_100M 44 +#define IMX8MP_ANATOP_SYS_PLL1_133M 45 +#define IMX8MP_ANATOP_SYS_PLL1_160M 46 +#define IMX8MP_ANATOP_SYS_PLL1_200M 47 +#define IMX8MP_ANATOP_SYS_PLL1_266M 48 +#define IMX8MP_ANATOP_SYS_PLL1_400M 49 +#define IMX8MP_ANATOP_SYS_PLL1_800M 50 +#define IMX8MP_ANATOP_SYS_PLL2_OUT 51 +#define IMX8MP_ANATOP_SYS_PLL2_50M 52 +#define IMX8MP_ANATOP_SYS_PLL2_100M 53 +#define IMX8MP_ANATOP_SYS_PLL2_125M 54 +#define IMX8MP_ANATOP_SYS_PLL2_166M 55 +#define IMX8MP_ANATOP_SYS_PLL2_200M 56 +#define IMX8MP_ANATOP_SYS_PLL2_250M 57 +#define IMX8MP_ANATOP_SYS_PLL2_333M 58 +#define IMX8MP_ANATOP_SYS_PLL2_500M 59 +#define IMX8MP_ANATOP_SYS_PLL2_1000M 60 +#define IMX8MP_ANATOP_CLK_CLKOUT1_SEL 61 +#define IMX8MP_ANATOP_CLK_CLKOUT1_DIV 62 +#define IMX8MP_ANATOP_CLK_CLKOUT1 63 +#define IMX8MP_ANATOP_CLK_CLKOUT2_SEL 64 +#define IMX8MP_ANATOP_CLK_CLKOUT2_DIV 65 +#define IMX8MP_ANATOP_CLK_CLKOUT2 66 + #endif From patchwork Sun Dec 22 17:04:21 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3726 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C4E0340CF6 for ; Sun, 22 Dec 2024 18:05:51 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3bf8874dbsf3591739a12.2 for ; Sun, 22 Dec 2024 09:05:51 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887151; cv=pass; d=google.com; s=arc-20240605; b=WV+Qw2JYu4Zs4SkFIjyzqVT+Y5V398QaXyBxeO5wYSUJwePyoygdeW/QjY/n8au/Fa 7Ort/mv1/qkfGHtRTPtNNRGeN0nlQaG+Nh+cETx5cucQB4rafN4v6kOH0zbtYEnyH8/J wWMH8xivRM+xZiKy1LJ3JRufLtHTueaQsJ8/rdZo4MpFsoVN5VQKoTI3u81VRgbogA9n OthiMp07PwZhiLghqAGE85Kvph94uiAPQGSsahFfRWDLDeg+QUBVdYvYjXmMyCwaPqWh eIASGsvFdXUqPH/G/eTeEZlqxFnkYIp1Fi8LdgWzUnltCgS4BDmlZE5vrvCl7DCWHasQ 55Gw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; fh=VUAGDAmyEs+HuYXuZIoZjZo26HO1HIm+CpzFvkzDA6M=; b=cqGjSiEbwEmeqnNJIOApTdykvDkhgmq34yHkElyPOU+oTNZnfPn2Gj464EeYfpq4uU cZ8DoQXVdzRe5XpOCb9YXNcVesoo45iS3fy2E2P/BKQHrCb8XA2B5ms3hLLOXTeDct2J 287h0MsI6VJUZOQaVCTKbhy4fztBLHeuFROLa/D37PFqQmw/rxF7aiFK6U+psD4GqVBd 83MRjrL3q0KiJBNiz036cM+wd79tWdZQOXM9jv19WLI98apQvh9/zOBvp9fCB8wRP9c3 ZXqQXXPUcfRF24ioYOtqioK3xBTXYoNu8c+tZJBwx6HAOfMUSLfTp9skT0R/zOG92im8 E6aQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=orzndwN3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887151; x=1735491951; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=hO+lIENM+elPLliKzK6qXKIjCJeQCLCwKb2McA1fYKYU2b1faekxpht9hDw1VkmR0A R0uNb/HFqWN05UIQEIjeFgI03PfjSWDhcabYLnqgnLE0jmGzVOLGoc9O0sSkimCA5Rk5 La9/yhemrVJTGd9h82k3Pf12juxZnm3cPkRbo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887151; x=1735491951; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=oodZMrH+grLTxduKybbs2DZSKgsWnk5Jt1YrJoGwiZ9pgwakwiUoiUEapkn449K/nN TwKZP72bzgqYojoaibbGNz/oY2kgG4FNGTLP2wTtfDwtwyVDYdKJIcBDwm+quO52bySQ DTyXye6PR6lN1BpQMA6iUnmDoOrpAwFyrQDLZvnqdUqa9wwLsSPNdRbRR+t2pno7Xy11 bFErcGjUmS4pQd94SIPv19tNiSlaMllCv7f2cw+spoEVQS7VOUgCLlmXUQ6CQxiRCyKL P+FF62VRH+5kRRe+huOLIYzyZah0hIU3i0UTHjIhq1C3AvVfO+WicI7dYGcZE57Mtiks zvmQ== X-Forwarded-Encrypted: i=2; AJvYcCUKiaBoIYyjSYQgJ47r/QMYYpffUqVWYKmhTez27h2Od8cREDvR08peQlMLKFrGmKAFLym4umZQXigl75Yx@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YySsEVm1aEqQ5dugbf4SmGLwW2Fw9WsHZKdUM6sbVEH1a8wFt2P cSZBotVAKwIHiIoxJEkiYfOorQKABlcHqRCtKnlMP7BeYcdH3gcrIu65+//+iH4NNw== X-Google-Smtp-Source: AGHT+IH37cRTXwUGSgfb44nEfk5miuzV6YVdZJD3yFoox4b2gGxaT2Ve6Du66+i3CDgFmp4C7OBMzw== X-Received: by 2002:a05:6402:254d:b0:5d0:c67e:e263 with SMTP id 4fb4d7f45d1cf-5d81ddf3bcamr8862792a12.8.1734887151441; Sun, 22 Dec 2024 09:05:51 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:cdd4:0:b0:5d3:ecaf:6210 with SMTP id 4fb4d7f45d1cf-5d80243519els216668a12.0.-pod-prod-08-eu; Sun, 22 Dec 2024 09:05:50 -0800 (PST) X-Received: by 2002:a17:906:fe0e:b0:aae:85b0:8817 with SMTP id a640c23a62f3a-aae85b08a6fmr764002866b.36.1734887149623; Sun, 22 Dec 2024 09:05:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887149; cv=none; d=google.com; s=arc-20240605; b=aabORDOqmF4P7QsuBnHmcwgN6BQKccmIPNSvMIdPV9j6MuK65tcn+ivIaCQKeh12E3 22viuafCFeOQXqtpnw5RX8EVk423+ROIyWryxH5U2p3uHqhyYfgxB0Dx9YUccxxfJW1A 8wuPdn37+RbHEe1k2+Ur5cAooDWuf6RchvtyPjbU61XPTfbZcFpk+FGT+ZeKOvm9Y61g GrX9rOHUkh7zU21iRhNjQhGFbkeiRKnt7dNY8w/oCG9BdXjoohTCDKAQcjMkL6FN2gur Cr2TEwy4PsYa2XBUFbRZ6GH1HkPd75TIOaEbmgcIp+dorhvsh2X9DPAn27kqTbXfnZ0i mWww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=hOYk7rkhvjRCnvuEcjwAqfr4aBzSa8a4sxHUvLuLnTs=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=cbLg6IJB5D5JPyNyElmewMugyWSXUIQ/n6aGD3SETz4pSdoA8eh0gu+iDvn0Rcg1qO z6UHE+wFFuyyPKODsqyZSuoXfnsnLLGx5lSu1VuJRKlOX9HVHW7+uw0gU7nz9j7qjxZo ZOM31nlhbEYFUpCWi4Ip0kjX0cYa0JTjUCFmMY4r2qDbpBAvTJBIyMYAoDc8QhhBptYZ gRVnHafqFlOgz1/lb5Tg8AsIC0WjeLQvajMdjzHFYtniuJS0LahbVHZ52ARw+jbn1Yh1 NRVi3uTGwpxPSl9qmF3RjtoC27E5Z/ijg3YuYUN1QvWqHtpyBnG4/Kgi78OiUhyi3oG/ piSg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=orzndwN3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e873975sor305380466b.5.2024.12.22.09.05.49 for (Google Transport Security); Sun, 22 Dec 2024 09:05:49 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctsWdw8q417r9TVavGEgM6yyQm1ZjewrUsmu6JJ8EC+8wF8sifSsyPmVjY+aAw MMc3fX0LuljbSTJDe5ttBgHjBhhO0LX4XNMcyq6UGwXsUtFuiQHMAb16GVMMWJWlol8K/5xfVPv aTfG4ddCrVS1wv7Lw1DadAxKLOTJML5n9BqAWs9oCi7NcZYOEi9d2umqMknzGYblkgRlTYYXwmk qQqOf4DLkenkz1jiYzV/YNs9eRLER6sFxq+ejs3tj7bWPJi8fC2ylifXghjWCTO0hZ8QrNcSWb5 nr/6SOo/c0YegpoL4v4qxCqZeJtzSoI5pvTqb7V1MvXF0w== X-Received: by 2002:a17:907:2da1:b0:aa6:730c:acf with SMTP id a640c23a62f3a-aac2adc603fmr930499466b.13.1734887149146; Sun, 22 Dec 2024 09:05:49 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:48 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 06/18] arm64: dts: imx8mm: add anatop clocks Date: Sun, 22 Dec 2024 18:04:21 +0100 Message-ID: <20241222170534.3621453-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=orzndwN3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 4de3bf22902b..597041a05073 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -600,6 +600,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 22 17:04:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3727 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 882B840CF6 for ; Sun, 22 Dec 2024 18:05:53 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3f4cbbbbcsf3273747a12.1 for ; Sun, 22 Dec 2024 09:05:53 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887153; cv=pass; d=google.com; s=arc-20240605; b=SAuFa7S3pU3I4Zk5donesnB28YYUDB3F6YLbXCuRPvK+gUqRIfS2E3NtHvE7dmn25+ OIWOwzORrURq/w952asYwgZsvNdfw0R8c7cNDb0BwWKFpCx2bC+kwzaeR0kR0SZQ6L+6 lVv6p5Ln3hU4y8mvf9WJP6FSDWB2Rk1KEOkKDj73cIPaVKmN/4S/mhMa25OBVz7tvYRg zdMwdgA+LS24M1n5jWi8iqzPVo7rSA9xSWv2nw/INK1p7Kb9slML+WjbFz1CkgIm0l47 gTPzSH/k2gi+M/L7+j9vGvBlzGG8pAw9WssfJQK83egUEv4sDi0FRbxDoQ1KfSGULi51 5l2g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; fh=p848uHkOyGzrGdBhSpnGZ69k19y38KpAbysxhAb4TuI=; b=JTstjxzBxtpF0kSwVBuMRMcf9iqgFCAKAoPeYfNtxvjjP3McVHTV9bicf8mOtaXzsD 507KfQhSGxH9lJsEYAaL0c2mgKqPiroP8pIebD4ri82hJtw0mJk+Pz+XjxC0Mr95n4jT c0/PzpX7g/jJdxtM0BDc78nSmtZHIEoXekRMmh7+JO5OnFOU/VyNm7/KfOawRJciBwQx gIWly9GoQmeZjcISbL8EH3+9ctdaOWVnv0/5YeZNxG7C2HoJtWMVRzxVfACPJoLmpDbD AgvworOrvSf/D1lrTEvULglC9sgqcM19z7U43K4rbk5qdVNbPehIc0CCCFkD5+Uq9VG+ E0xQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=bRFabW1W; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887153; x=1735491953; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=hxKRbvFFgWoyuBULQDWAcsWKtypltZLN8DG0+wTAGNm+Nix4f7HdAi/zV90/dQUb+K AVaxigkHsaAZgqBVMjK/V5ArDG456Q+4ZpMo+7lO5uD+QlshzZ4nqpXjDt71kYiOxfbm CukSvvw+QMjbz20Zvcmh/6JerBvytz/Tyuf6w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887153; x=1735491953; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=cBbBqsJo+eS+OwUARdaI1tTaEFCBicQSHbXiIp1CaxOeN+FyJV8yuk7+itXArFKqWn fbtFDj1ZZcldHX8ZHtdRzcIyPx+cTeCXlHXlK5rcod5M+ROuxzZC8nXh64Oq5fNH7vQA c3TOQyJsPsCg+veQptIg0k+vqCT8cl3QOsacQb9Z38Xz3N70IgA3UqUyWD6TpLdb7Nh5 LHw2A6N6BfkdAm5PRVAB8Wa6IRDLhzi7CnrTK86DKA7nyTrEkPhQTmshtEZ17LjiSNrD WH5NvmVIAHGZR4X7G2EI/tKMV09ysMq6qxZLfOZAICcsH6Oo3Jia3oHpU4WSNotsbbMV zqjg== X-Forwarded-Encrypted: i=2; AJvYcCWmJIYmCC7tF49EtTgsyFBj5M4u/y9VpuNfLAUA6bhe8uuGlcWlsyWM/zN7B7mTNKi7hnj0nuaVPx1cir7i@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyeW/lV8j6NBR+EiiKyejEqatmez5BA7MEvOs16+kGs6zBQiBG7 6s57GdtIO/vah5fQlcebEJTWduQhF/SNmIOy4AbAs9nnhvTS6SQpS6pFduNt52+QVQjbCMVK9Q= = X-Google-Smtp-Source: AGHT+IGLBb4sNCs4rn0lGWU0q9W/0xifoyPZMof8U3aWVPb6aY4ciW1osUA+d9aj3mCB9qb3/hBteQ== X-Received: by 2002:a05:6402:501b:b0:5d0:efaf:fb73 with SMTP id 4fb4d7f45d1cf-5d81ddc3ca4mr8566196a12.15.1734887152976; Sun, 22 Dec 2024 09:05:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d7d7:0:b0:5d3:ce70:f22f with SMTP id 4fb4d7f45d1cf-5d8025b37f3ls18237a12.2.-pod-prod-07-eu; Sun, 22 Dec 2024 09:05:51 -0800 (PST) X-Received: by 2002:a17:907:1c8c:b0:aa6:3da3:db48 with SMTP id a640c23a62f3a-aac345f5b3amr860297066b.53.1734887151168; Sun, 22 Dec 2024 09:05:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887151; cv=none; d=google.com; s=arc-20240605; b=USRFbpoGgE7d2kq/MJzsBNlGajVRPBwjNqkZi9a1ZXniidovu5jf/bh+Ma2wm+6Ano 0B1ciJ5cLGFMQ127evP1/zM0gdG8K338HYitaG4HpItoXqxpYLs/wcBG6oZIjqFIs7rq JGg5ZCWskVG3bi6BRW1hq25xk9ZsvCCqcpcC7fgoGDEVwdnrKxSuE0/LnuhAeXn5Od94 I6MulNvz2JhHqwRw1k+VfAfNzlleXU5R78oCvLgaLFDWr8W1pSEd6KZhuDyfxYH+1roR SCysHV+t7q1o+FNA7EBjoMh+aufd0KVgEksOVcKQXuK9Qw7HxxxvehTdO49tMLjs6d7x Wu5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Mr8rvSiMKhhr7+g2wBjSbr4ZapMlTY5YRIRH4XPzpek=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=lSP+z1kQtzx4jzjCdQqMdC7/FpvxvoEAf7nMMcq+wYqUjPtwvQfV3TRc5XALppiVxo FE20nu4V0KVomOF/b2Ifa7eBasKuYAQzP1gcamTDiq63SX7gdfcnEMJTVX9at7fJWMwq UkznstFCPg1QdC/xvinHS9vWmVQrWrKosCq3GQqF+VuFjm/yLuLA42F8qbIHkm+Ma+k/ R9bgI4Y9o8pqf3UHkIB2Kj2K+5CCzVy4sZMCA/OHBuOzg0MrC/FCGVX42lz3P5MmiMt6 1t0WJ8eGoL0lAWSNea2fmMTcXZWNyM1J2zj8Jv+VKDeNj7BE/ZEnv7fLQKLjvBZCoKFB u5SQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=bRFabW1W; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e851556sor254630066b.8.2024.12.22.09.05.51 for (Google Transport Security); Sun, 22 Dec 2024 09:05:51 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvCSnCsea0QbcGgZR3jVsFhyQcLfA9eVAivmiVov65jtznnHNPYSGj+4vwnLXv 0bHqh620FSblu5KwkZCpoCJHCLHuJIod/wiww8n0y5ink3dgQJkx4fqzRkrWH4GulOG604Is588 mYHQ9hJnLCJPkyPthhYPrtP/SYdqXuQeKsCgnQ+sSFPPVEGuNWTJR/aWEZMHaFwHhBMZDaD+bmJ Gm+789YsDJXxkm+Z5MPRfLFtcC21RE1clpJvRUkmEufYVevynxBUpyGz1n9bxOp4ojSvgf4bIx2 H7mbiElPWfkX33noeZSfBROhBEGJaPijWctxAklHqdihBQ== X-Received: by 2002:a17:907:97d2:b0:aa6:ac19:b579 with SMTP id a640c23a62f3a-aac334b5806mr974631766b.26.1734887150752; Sun, 22 Dec 2024 09:05:50 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:50 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 07/18] arm64: dts: imx8mn: add anatop clocks Date: Sun, 22 Dec 2024 18:04:22 +0100 Message-ID: <20241222170534.3621453-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=bRFabW1W; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index a5f9cfb46e5d..49be492b5687 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -606,6 +606,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 22 17:04:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3728 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 120EA40CF6 for ; Sun, 22 Dec 2024 18:05:55 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d3e4e09ae7sf4326546a12.3 for ; Sun, 22 Dec 2024 09:05:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887155; cv=pass; d=google.com; s=arc-20240605; b=bRummerYvwd9g1FW6v+loRJqjtkH9jOPRAqrWfUmpHo4dEd4xQ1g2OUBhJbotG9KlL cYnjZq8qIj0IBPPMM/ZhOGM+2uRK7NLF51IiBBnmRGHPXESjiI+tGcYnhVF5T9w441Od UWnBUSH1/L2E7bCPLYqsaTK5b4VelriLEjRuChfKkuCM/0xgXC5+raWgyenzAL+Hv/te FRnTkHHG3lpLH6t/4jq7Cln+cpHfzTTgAg33zEVSD0wVxMbolHxmHGGgM6L42ZT0JFni GPPZ/8fmrKCuO7bflMeZhi6UCroSGtMQB5Gbj4HuRd0dXyJ+4NTyWvonHwButN7siHqb EPQQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; fh=4sOF5oHHREb3Lek3bju5KErDggZ+6yffPE57PtAY7k8=; b=VJwBs/VwX/EOouFcPS1EFEn8buK4bOogAIAoqVoWRhqZiWBTP1XacpwEZ09/VyJ1KI k4isBtLJY8xEN0aHHdrSyHMGFOe0RNn8TqkPHNL1viGIrRUnwL690bYjreVamYPj8F4i rAiJDW8MtvmtPE32tdzFbTs35cbO9wTWKSVLfo4CS9tF5eFkmI6/24Sm7KW9VA+fB3bN MFLQW9M90cOLmppYZ1DZ1M5J1xZcXU/wrkMHuZohR7uD5wGRBQc7t3KY3lJK6HpkFxXK T/+7GKzPJyTwxgzX21f6AhHOPiVbJ3A5t+QxVm5NNvAODn9IxHwfOPS5hoDLQdqlSQ62 yYHQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UmYAlEWd; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887154; x=1735491954; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=SOUlIzMCK86ZWHMqnXmyb1itF13MBnKgVrBYKyPWNYcEmcnLmKtTirrL9S3H12T+Ac DX8hdpednFqv2AmBzz7qUp1BogCa8sExrPfj96ZhVfXH8TD8pPD6cKTypKVeK7ajfLU3 dlXpU1sk8/WqEYQ1k6iPjzWkexaMEY+SJaUBA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887155; x=1735491955; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=V98ffLoqL2i83f/856Bdm21kjq9kWYgbROT75vfuV/oZWl9isDKvm90+lwh4CYrAtk P7KxUPGGlUIQqXWHEcmtFnCA8p01e25VXAmjdEVRghoDEBBKGX0utzCwm5Q8rJskATc8 ypSxCamGImvQDBb7gmjjcRgCd+SI532m+i1ts7JuCsDTi2b1ZadkIw2cFs5oq0Ig/M81 iphtFzYwfRTQnSmNhv9rCBY+qR7fGvPb4pcTxCh5U5T3PJC1ME4ZROD+7FKCI/LdX9LR Wp8DeIp5/86x0OsP7FFPL4CcZvqe5YwmU0TASHWYEPqgWP97zDHoIu9J0ZcCRvImjPYW KYvA== X-Forwarded-Encrypted: i=2; AJvYcCXZs4xCiZORKkBTtDIN4sX0ujVRDr05VAdRkqIHBJ+HwL260twbuOwxUld6tewI9i2X2zHpnhM5zOeG+HD7@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yw0I4x/ReMR7M+OZpNoW6NQrfCFqz4IaXqzsl0zuBfFTi/Ufs1X 1RJA4yiBVKr5xnt/6S0fb6y+HW2yBFZOxTHAU2v3iif3+eFRQDlflH/MhlPuERRUPGSqLcLrGQ= = X-Google-Smtp-Source: AGHT+IEntpAVK9Bcn5nM2G+5BiF18EowymRt9aRyLPEDcUtVfZSOdkZdeEIVDFzVs7dq/Qju+S2F0g== X-Received: by 2002:a05:6402:1e90:b0:5d3:ff30:b4cc with SMTP id 4fb4d7f45d1cf-5d81de39866mr9466528a12.33.1734887154595; Sun, 22 Dec 2024 09:05:54 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:bae3:0:b0:5d3:e99c:a4c8 with SMTP id 4fb4d7f45d1cf-5d8025c8081ls1990522a12.2.-pod-prod-03-eu; Sun, 22 Dec 2024 09:05:53 -0800 (PST) X-Received: by 2002:a17:907:728a:b0:aa6:8935:ae71 with SMTP id a640c23a62f3a-aac2702b0c4mr972538766b.12.1734887152764; Sun, 22 Dec 2024 09:05:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887152; cv=none; d=google.com; s=arc-20240605; b=b2Cgx9CvNG/3tBCLxKQky1vCz0FvbcFV3PjLQ79fvx87u/OFDO3PBNsPFx4s6B7vTn 0mnIBaC1dPEsOcP2wP+FUaVn8puybNgYaD7XgLNE7RwFUxQtaUYuxiM20D/VcliLVdLh QPssBR2frMevD9CIom+zmIWkI71L+0ZEES/ZABlO8zmihZJPWdZij9NpSMDdSv51tqvT yVnoukF5d8RxCrCRvFq1Tmzf67/uFeStQ6a2BaC39gT0AwcZCri7fJBROP8kpLk75QnK zidj+PRC+7/6j39zykffJepxoHtDTDobNZv3dPwJolCIFpmvY5Qs58OACMWnM7sSGeow lfEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JTseU8DWKtdHNNseUc2PJ1vcygpii+LlAX++fbmk+pc=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=RThEbV0hSRhQCgseavtsb661SVk+BONxA4N4kBaR8MGT1/YULRk18z576oJyV4YOes qii9Hhxkqp89BCksJXt9gyJqC0xFfZtcjf1gfxNuzmtSChGOISH2IKtcwQaJD/RHaFka 8vMgenpe8M7UKQ4bFYN05+S0jCJALvyKi7bxsmOZdONNMciYwfYDIHAVE+b6Dhqq4Cto MC42RpfUpsTo/JM6gU8s2SKosEOzsBhrTjX6zlalJt3cMMwIDvqzEA81kAJnxIXCQ5T7 o+7jdqaOyLZA9TFyk4yYeuVBA4Me1L8Xe6JTped2TTnQgfmSnlX8ibIvaRMj8LfRFrfm XhzQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UmYAlEWd; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e4ab83csor282008266b.0.2024.12.22.09.05.52 for (Google Transport Security); Sun, 22 Dec 2024 09:05:52 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctFJRDdrllju2PGhw4yO1wXXnJhO2UVod9aTnvZH2/T9zVccf4UMNT4E39lj5w uc8E88UJtdOUzL70OpwB64GjAP3JlCB8uw9wr+gRyTjO9eyqFYeqOawDbUdWYgVg1grg7bsl+S6 SNKkEnrZamCdIgmbmScjKPzzEiQ+k3LKCIzkE9Tc6vo/lxBFTEpD8GurBZm8uyrGn4oDNbve8zL zHg8wXVk0yxijqGbgsSJbMYfVsCxPw8+pC+qnoeCl4DV0/wgXNsHV8Cgu/3r9SYPPsvDHidraie t6j8URNYVhfq4quQ+4Z5+GxNXRDXwYK1ccwR2W5FPMjVIg== X-Received: by 2002:a17:907:2d1e:b0:aa6:aedb:6030 with SMTP id a640c23a62f3a-aac33666079mr825550966b.52.1734887152318; Sun, 22 Dec 2024 09:05:52 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:52 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 08/18] arm64: dts: imx8mp: add anatop clocks Date: Sun, 22 Dec 2024 18:04:23 +0100 Message-ID: <20241222170534.3621453-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UmYAlEWd; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index e0d3b8cba221..0b928e173f29 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -709,6 +709,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 22 17:04:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3729 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 8CA2C40CF6 for ; Sun, 22 Dec 2024 18:05:56 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d4e0ac28b2sf2724272a12.0 for ; Sun, 22 Dec 2024 09:05:56 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887156; cv=pass; d=google.com; s=arc-20240605; b=WbqMXJoN+8WOHS6RDYTT7PNIB5nDzKayjF2rTA5YaGR9ig3gBBCFExIDGvg0FjeqaB hXlFgSGtbwoNunTQo03V1h2x8nQhHHV3V1AUBQXh+bhz0wS6pcy11BSGoVC/6F/0A6fh XK5e5HjCuajcqtP/1vZTCrfuvetE3n8zM9go7dtpSvdglhqmR5y4uN5CFXoQnwGyO85q +2mvthqREHfyW4ax7qlx6QZYwVCUsSszc3sOKBKKlTyZUTrf685EpOWzQE/pveUueSmj J0b9PymzW1Gly7dhnD9kF7J84ZB5coWL+aYMCaELVwavtojEdu0ag7ej0UfgSQ6tEymD PXYg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; fh=Ev0i+U62AgEe6pgoNSE0UGodWb+bGhFeCsYh2Mfyw4Q=; b=E1Hw33uHadHy/PkHBTStLW0CbLoF+cL5gz0UYbjHXFBTdBMHywk/ssfmUfHays3VkQ ylwQqfhHVDh3IhGI+AbLGnHIFMsSJzOGbaOn8WLA4WGWuH0tx6zqkCb0wrTkCtpfa9u2 pZECc413Wet1Q9uu+kVI3aSOUqf3mWXkjows5n8wgR7RMggN54uJCj5TBpkfx3PiiJxr kJjdXMJOuAgulnSjqVHzz7VuRHjnu0LEA/7dq4VgiH9AnQyZ8OLvxvmXsEsimcT6qZvj VreYFtmxJya3sswkThRyF1av8agkf3EInGnZ2oJ1vnYCBsFjIMn2CFWsMq222GLOb61l DNLg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GYSVnzsR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887156; x=1735491956; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=eltNAav70tDlA8quaRrFFx85xTw4FaniKP+ULVVgq6teP7fUO33L4m1wq4us07THAZ bsAPZIXJD8ZusRWlhEL19rhcu6tvIwlN1rKXgu4yOGxVU3iioTOEEfP/IhF4xo//0Pk+ tPipXBN8tjkv6S2RuYoHT6VW0G/3jD6aNSMhM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887156; x=1735491956; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=eV24jJVgjTYmq9Qcc+PY/VD/0XG+xMO/FlLapRMGf5yaxDuRbYFlGOgxRp7RQEMKY1 VFB6Rh/kS3HctUIQDmQ18ra/mGWsSaGMsbdUKzetUH5iZfCui3xlv9V59vpJb4LxvblP AocK8xoP1YEaPiPLzfR8bZtv4xUpEvMvKcuJyON7N2uotBIoFGWKG4S0A2yZuxd5BRR7 netE8kAUY9wt3X9ZabRYp/OJ8gtmpzjm8ZecGpgBxua/1vcqdsQMxO5NCIPZBItLe6es YXX9Ha9nTz8Ng7gv0bawvxQaXH29S+W3wL9ZQdpqvpSoUTIG12EjjKkxv1iScq1X7POv OwSw== X-Forwarded-Encrypted: i=2; AJvYcCXUUde6ofWQFSGtmbcIiLIPQ4AVX4UQXGYZGKACRYH+aqfUL1+wzOaX72Fwq0Nr9UFnmlxmmcsovjWWj3xX@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwcZ1+CliF3O6G80nWlK4P4RgdQbR/sf3F2TjV2zfmHEjhmQH9e fPpHh5j5sNZi6pYFVzAPwGIta6fXne57nF4JmvUnGQE68Hh6XzHx/Q2gGhpxwkgZZg== X-Google-Smtp-Source: AGHT+IFr3kxMnpkRPjnhWKrFiC18KZuOgEiLQMq2jpzvMrixLO8JTHzQfscrnB+HG+Q97UT0sxsV2w== X-Received: by 2002:a05:6402:51cf:b0:5d0:d18f:cc64 with SMTP id 4fb4d7f45d1cf-5d81dd64086mr8736898a12.4.1734887156216; Sun, 22 Dec 2024 09:05:56 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:931b:0:b0:5d0:bf73:1c41 with SMTP id 4fb4d7f45d1cf-5d8025c9ddels172591a12.2.-pod-prod-02-eu; Sun, 22 Dec 2024 09:05:54 -0800 (PST) X-Received: by 2002:a17:907:c23:b0:aa6:b5e0:8c59 with SMTP id a640c23a62f3a-aac2d2311e8mr895271566b.35.1734887154333; Sun, 22 Dec 2024 09:05:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887154; cv=none; d=google.com; s=arc-20240605; b=ERnQY5S6T1+ONt9/u5+p0K3RlrSQ/jDyr0WMylV8kBdDi0jJDetygpJ8SjWRxuyQkJ fVYwYWZDHE4Yl0PlisuhgNxFjlxgoSerVrGF43MT8wOEY63slsrdhEw24qz4y/FZfhjh JXuW0pzjmOGDsfnGSAf7h1605T5Hn8+Le8KFC/dd+aXqdfrzIt68GPktcpZa6PR2MRMH d52fWJe1Bs32p8jGr1ceWaq4D/+hPODnBcGL4od88aWktOMLkzI8ubfuF3YoJ6sezX+D J3IP0eCDdaW/rSlVULMxwKf5WuctiUh0YQibWgsvwsTj4KM/KFA7UtO/WMfKKt051toi HZBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BHj8xJJDjB/nn7+FV+WNgNcGZHPneQlK/63TZumKERk=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=g2AJh2++iy+ezCf2Ujo+BPZdUjDIBPoijqG27cdixHCm90SOLcoGyiUh+q/wAwqKtT IcpAE/74Gw4Bp4iEr5UkRFQTRZhOiD2I6AYkFZX6YdAKytM9OZf1JwC0cJWHJPTCeZ6Y 9G0Q8eaTVLQ0q/CYT064Av1jAN/FD4HuXngXLvteqIAcX6MzjE8puuEAFSevoqfNFyP5 tQQrZn2jWnPN6b3CzD20r8YKBSrX7S/k3H/gNcxnS047BDqV7En5VZpPiLTxwYWQRadI LjAFJuMX3W5oESkoeVu7iE2Z7TTWX4NCfokjXKElbyjFT3O/ZLJ/k64wRAJbb5mbZTS7 7r7Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GYSVnzsR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e98e4fbsor252897566b.6.2024.12.22.09.05.54 for (Google Transport Security); Sun, 22 Dec 2024 09:05:54 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncshKHl4HfO1BabBSrDq8oE5B8P5IRGwdkmQBiJ1gfGIbj0xq+qKcBRN+V+MiZg r1BPuMJVSK7HiSsDu3EgdPg0d63V1y57jOf12wYUJB7E6fjj3LaxkyYXeCmmNO2e5fpfx+tZ6Gj zCHLbf6R98xp7AvgZPFkmRpl5ZtKhFVZodlsZnXmhr3to6c0e1lgHQyVhnSKhNse1TKR2l22OXu iAZ6ryIiSdjEfx7wQIKBR2aQXUa8P+Btb9z/99j6VIdl8tVcQIcSxOlLmcNR9xOPRF0K+EX6Bt5 bgTzK6KiVnQngbIPC+lFDnjFthGcocSGq1wZlQFcu/1rsQ== X-Received: by 2002:a17:906:478f:b0:aa6:6c46:7ca1 with SMTP id a640c23a62f3a-aac27038e93mr909112666b.10.1734887153951; Sun, 22 Dec 2024 09:05:53 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:53 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 09/18] arm64: dts: imx8mq: add anatop clocks Date: Sun, 22 Dec 2024 18:04:24 +0100 Message-ID: <20241222170534.3621453-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=GYSVnzsR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index d51de8d899b2..1d1424a136f0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -817,6 +817,8 @@ anatop: clock-controller@30360000 { reg = <0x30360000 0x10000>; interrupts = ; #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 22 17:04:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3730 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4D4FF40CF6 for ; Sun, 22 Dec 2024 18:05:58 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa6a7bea04csf214442666b.3 for ; Sun, 22 Dec 2024 09:05:58 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887158; cv=pass; d=google.com; s=arc-20240605; b=GBqz7aUpQU+ERakYeb3wlGwwOuD2G2tKvHrWam1Iq4qIDCO3MorFynltCA5jxYApOH 4TiE4xS41XRX8KOdj4+CJEgJ/MWTFEcO3uYwdFOB1PhmTtL8V288d1gZbAU4RQ0CIvni msuz8K8tox6r7oNpeeNyywSAFUbbRva0q2yVcpJjVZuZ+tbIG4C97qn9kcHxQyXKOc0E +H6oK5OOfW5pY9/I4s/Juu67vitkE8LTT2Z6HCEEimpdP2OGmw0CPTBS6D90pjAFaqlW N0OzeNaK5HwVOY8nyFnX4Zgq8t+pFl0Mgd2TACa90b5MjoxgpIe9nFjHa9NXaOHQGGRu fuMA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2gYlu539sfhnmC9yOSzvrEFd/AnUfFm7X89dl1H9JtM=; fh=kSSC1FIYknqIZ1kH7GiQJURuo9QwisnXTL8hINGwzHk=; b=LOo+ez5wUVeRhPYVzlXOQIB2swuVbhkjn4elxEM6ObfRc4YWPcB7TFeDJbYmeCz+gr qqgSmMmXHLpdW+6cKVg5jGVkM0Sq85eWB9p9yDMHSGtvCwnPsak3geXBSIyc3qNjPoNG cS80wOGWlPnwgpgsf3r2ySwyB9P9CWXSkWXAz0nkqf2XFuGErUT8l7HMcN0RiNSUDaE2 QCfMHDzGQAYwynJEhHfSS5O2F5AU/rbgpoUOya6CRRbgNAcYGx/WgyB9YKIgmHbz/4ZZ LExeklorI6ts8wtOX1fdsZd9hVOoN86gli7a91An8z9oGmGh4WFFpt1BHwjrpJCGNxGR 5bbw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WgpODsqg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887158; x=1735491958; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=2gYlu539sfhnmC9yOSzvrEFd/AnUfFm7X89dl1H9JtM=; b=D7JRW+VaiyHCqYGu6p5nG5NUE+DOBiNqP3x6e51M8RP9SCeb5oxmLYoentlWMs1gE4 NRdcgrpuEOSUaVkHp8edtfAOjP3hY+JdWOUefdA3ZSxuvy9R0v1YrfPXAtZIsrFyyrOW LgnPSxgQQFIKGCAts/GPO9Ey+KoxfIv0+n9PE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887158; x=1735491958; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=2gYlu539sfhnmC9yOSzvrEFd/AnUfFm7X89dl1H9JtM=; b=S8ZkaqD2cc2u5A41m6xgQCvacIsJFYxfkOMgZedNhF/fB1JvpuQaqJfB3TUd5k3Kkd dZhF3Fz4oojQajOUJtiI20Thn1Tb90+J/gzZr0AK3bzfZ5Cqjuve7eN/YhFuohDK2tqM y0kcxaiyO+D+0gPg4ebB5VXv05McHmj0JvCu0YFeZud3uWVVUKkH1ZE24egNfwGUCOxZ SQKVPX6uli1Am22Q8gi4xAxvuTa1KPnvoQoaMtwAVxo4NVRpSM/NzYtT2i0AYnLWsaJH FkNsIhkKsedIyQkC8VsGiVnruExOEXTbf8UnCBo/AS3KIbqpAqOlXDoAQQdne8d/misE C9sg== X-Forwarded-Encrypted: i=2; AJvYcCX32jzZ/p9b5gH3GvopJaIjrdrEJbh/xZ8mdbkk3WPogg8FLQQv6FF8POENfohgFb4iYOIdVAkP3zYgfGu5@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yxn4ZLREdnypelhlCSCq50Fae+KSGM53cE8s01ZGYUMyyAHrqJ3 UqmIOXiGFUJkfAKXtMP/YzmGZXjS1JK9SFjAWMeYQgFdnP5Csk8C6O/wE3yjIrUsoUtnm3LKtQ= = X-Google-Smtp-Source: AGHT+IG/xeHK6uFN543MvtN3ts342DriOmK22t/iiZWxsMlmt/DzzzVMAIBTJB4VYwI1n71WKncs+w== X-Received: by 2002:a17:907:1c03:b0:aa6:57aa:1fe9 with SMTP id a640c23a62f3a-aac345f5cf0mr806488266b.51.1734887157917; Sun, 22 Dec 2024 09:05:57 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9e66:0:b0:5d0:d5d6:eb6e with SMTP id 4fb4d7f45d1cf-5d8025a6c67ls18754a12.1.-pod-prod-07-eu; Sun, 22 Dec 2024 09:05:56 -0800 (PST) X-Received: by 2002:a17:907:6ea6:b0:aa6:8bb4:503b with SMTP id a640c23a62f3a-aac345f3545mr981044266b.55.1734887156027; Sun, 22 Dec 2024 09:05:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887156; cv=none; d=google.com; s=arc-20240605; b=T4R8tT6C/ysf0VHGXxSl1XYyXVytu6g5EKwpUAafu1orwe4Zj3fcEVMUjkoJXWf9fg b4JTlNCt1OXvJzA6Jo1MWtGQC0xIvcknQh9i0LFktXuE/BmHhQB2eh/GUdwQnMbHOZR6 4+YYd0j9Ib4pcB1kMrez0kmReHUY4ofomYpa9lPvzC73bmLYM99sPuU9gaXCu81qmZAL E43LPNFOOw4uuORHVu9ymwQZVg6iOIlHIYNSoVEXmicIiMDDDYGRAHUH0grnfyxOit9T PCuLtQmhhdKSz7liyYaArLYj5bgPRRd7GNKNu3Gbhg1Se8Oi0hnKm3HxYg1KFpz/R/I2 WY6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=sVXt77MmyayWVTjhC1zQYGhplrs4R1xCNUj96ytDRNM=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=bv7j7nGk1tPCHFiFe9mW0LXobLC2957LgLzJEdKng8J8aUXODrvVu5jYAUC7NmcZKf Pt2W9pm9ndfpLLtYjdpN5Wc9g2EpY1ETL9HbMa7UndlLPxdsLtk1yxXYwtyRWfHNQpiT ubiILfBUomqHMHtFW0jDj1EFt53hfPhidVr5LQ0UoF8tDcWfAZb2aB3LrbOeTo/ktZ1U 3TuJ2AmgR63oUqWuGMiVezPOaDrR0iSduhdi4oRreuulyN6j99Qu5BecMrDeQAOarucW PrN1Eq5VTcX7dOrRpwsxpxQBj4Vl9ZEk3b/V8M0BKDufKFtqUkZVGtREdSRZ9vh/52Xn TlsA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WgpODsqg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e841a7fsor262256866b.6.2024.12.22.09.05.55 for (Google Transport Security); Sun, 22 Dec 2024 09:05:56 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctWwotlTwFszG8rh8dlU8Z9ONpqywB+eeJ6FwmYIOvlUa8+xtJ2ITJDklvDp33 /ssmcybJc6K9kXDkPxLBFI+Q+5ha3FTy95pWVK8w0g2pI/bEsvumCCQVY9hknmNQRr4ueWZ4uW6 65YbCjhwRT37JQ/pg7kRMW7xubWp8oS7rGKJ+ZcOPd2faUDl3xkrEUllV6IA4ONxAvdv3phKCd/ 1s2wBmaa7TESdlOYVa2vLZYdNV0ukxUVewwkG5Ot4hXWJbj2XfO2sgexN4sC5CPrdDIZWQMjR5g IL28IVHxmLRfPftDkezwip6vV5K6eDZsTzGPhFvNz6uWUQ== X-Received: by 2002:a05:6402:51c8:b0:5d3:cd5b:64a9 with SMTP id 4fb4d7f45d1cf-5d81de39872mr7776824a12.34.1734887155565; Sun, 22 Dec 2024 09:05:55 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:55 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 10/18] clk: imx: add hw API imx8m_anatop_get_clk_hw Date: Sun, 22 Dec 2024 18:04:25 +0100 Message-ID: <20241222170534.3621453-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=WgpODsqg; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v5) Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 28 ++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 7 +++++++ 2 files changed, 35 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..9a21f233e105 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,34 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); +#if defined(CONFIG_CLK_IMX8MM) || defined(CONFIG_CLK_IMX8MM_MODULE) || \ + defined(CONFIG_CLK_IMX8MN) || defined(CONFIG_CLK_IMX8MN_MODULE) || \ + defined(CONFIG_CLK_IMX8MP) || defined(CONFIG_CLK_IMX8MP_MODULE) || \ + defined(CONFIG_CLK_IMX8MQ) || defined(CONFIG_CLK_IMX8MQ_MODULE) +struct clk_hw *imx8m_anatop_get_clk_hw(int id) +{ +#if defined(CONFIG_CLK_IMX8MQ) || defined(CONFIG_CLK_IMX8MQ_MODULE) + const char *compatible = "fsl,imx8mq-anatop"; +#else + const char *compatible = "fsl,imx8mm-anatop"; +#endif + struct device_node *np; + struct of_phandle_args args; + struct clk_hw *hw; + + np = of_find_compatible_node(NULL, NULL, compatible); + args.np = np; + args.args_count = 1; + args.args[0] = id; + of_node_put(np); + + hw = __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx8m_anatop_get_clk_hw); +#endif + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..52055fda3058 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,11 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); +#if defined(CONFIG_CLK_IMX8MM) || defined(CONFIG_CLK_IMX8MM_MODULE) || \ + defined(CONFIG_CLK_IMX8MN) || defined(CONFIG_CLK_IMX8MN_MODULE) || \ + defined(CONFIG_CLK_IMX8MP) || defined(CONFIG_CLK_IMX8MP_MODULE) || \ + defined(CONFIG_CLK_IMX8MQ) || defined(CONFIG_CLK_IMX8MQ_MODULE) +struct clk_hw *imx8m_anatop_get_clk_hw(int id); +#endif + #endif From patchwork Sun Dec 22 17:04:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3731 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 78CF340CF6 for ; Sun, 22 Dec 2024 18:06:00 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3ec94ccbdsf4030316a12.0 for ; Sun, 22 Dec 2024 09:06:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887160; cv=pass; d=google.com; s=arc-20240605; b=NplwE5IUUoMTpUHWoBDUwRZmdatbNylPkirCJL+VH0djGlte9UU1B4q6oU/gmND7Vi 9Ux3aPxjmc+ZTlGQ4hLe2/BL/8f8okoTGLUfstW7RT3/KC0nXSYymf3Xn+0TuLi2X0B5 Y3lkpJ1Hr4FQZFxUyvwz02jAFzcNqSZl7O/6Gq4hvOxejqfBO0zo+l3YlW7AKyKa6wKK jEt28gA+YsDrb5pdlSI4Ds9Xr0e6ihPiYQRR2TgK+YcJePzLPLVhugeVVSbnOlnxRX7k YLWbhV2Dfo95TnsnyrPta6TRbazaFbXjkUDz7PuakKkNAI+PhOsuoIup/Fkdp2MJQqnZ 0bbQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=rJNV75SMGTPdfVDLng/LRBFyoWJmVDJVnuyPb2C3ifc=; fh=GFQhR9NelP2FNp0fQ0ZkjhNnp6Kib2CmIGzODWxtktM=; b=YUJBKKiP7IxvW8o18Wdmcj+bAHc6vqf3aRYRRHtaakFaY1Bl4bRUzyOLcjJ+2OAyC6 W8/jNKfE5Ws9b7hkd+DtcU2Z2XL8ZO7DA4wAVJVmAsHV25llbl2QE4Cw4ehj6lzzQz+Q fjMy4LlLSYvTuABB+oid70TOAnMOZS+Qunx4n5uWmIwn8cjsJQfZWNlLbv03hP/UsBue xz+K/YGSr6LjRG6F7ED8LfGcRJJ1WfAILJXYnym2dfhKi3J8p65brlQ10xxXL2ngph+S 8ZsWBzGKt45/ANUQvyCzx4HLnigze6EG+fITDM6iCsuiG/pSkt3M54HR7yNLtPMWupz8 9COQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TnCF0xCY; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887160; x=1735491960; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=rJNV75SMGTPdfVDLng/LRBFyoWJmVDJVnuyPb2C3ifc=; b=cJqZVxWjI7U1zeUBkz/v0RSOAgT5mZVV6wzejI/wzUlwEnc1OC59h0C9hC9MkJasus mqUxUAT7WO8IvEphEtYqGowb4PZBCJSq8UZ/pCi1WKwgcJ+fJaZQa9v9+V+PwPa3alCX /ScsoBln1X5PmBXQImb8KHn8Lyr5j72azEgCU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887160; x=1735491960; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=rJNV75SMGTPdfVDLng/LRBFyoWJmVDJVnuyPb2C3ifc=; b=O72pIDnSTLgAgfLKWHBe1gEBJnfrnwsBHZxG2uOWrn6R/Sco52TP464UTxB1hLUB4G i1OQEi0OEIH/Y/oh6ph9FVKBJfwXjQXh201/dWbdo/aK7CpHf/+HfF8Y+a5afttXBzeB fHLIcpwG5m36QIxG4ePdx0f1wH7U0VmYHAv+V5UEDFgxBavAQXBJ7tMDO2ByDY0XsO6W VQxm0QRk2tCzMIrvfIuj+C310TK426mMW4LRx5iu/XRj6jjAyFVks1vCRA9waOfJkwpY ip4OXzabD9PD7Qj6ZHNLy8G0VZckQ8KiYd3p8zSbc0YuNiVkxMrCnvwxPrKNDIQlL2QM tFWQ== X-Forwarded-Encrypted: i=2; AJvYcCV4yWlNlULpGQTOUIymqSPJtRb5Ov8hkgTAbazG4p143G3fdqITf+0dFKHgz+6zqINM+lYK7R/PBNUadwmO@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yxpf/9nEdxW79JmY5FdYTxuLBB7zeOSAYgPSD7ldJ/GvjKjxGzg EXy+JzaJGz6HBMnCkLn+D16WZKIMCWeHoLQVUmdef7ZlIebTlPUfB0/XIEkbOnW4qA== X-Google-Smtp-Source: AGHT+IF9/Z4jDjAtpP0eCVzUjH8Axn7+RNmkvLQEi/jezAEwRHnEUX4VKrEwxu/fqDB91iObvRj6fQ== X-Received: by 2002:a05:6402:3204:b0:5d0:c801:560 with SMTP id 4fb4d7f45d1cf-5d81ddb3aacmr10219707a12.20.1734887160126; Sun, 22 Dec 2024 09:06:00 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9e89:0:b0:5d3:cdb1:60a with SMTP id 4fb4d7f45d1cf-5d83651f63fls322684a12.2.-pod-prod-06-eu; Sun, 22 Dec 2024 09:05:58 -0800 (PST) X-Received: by 2002:a17:907:961f:b0:aa6:abe2:5cba with SMTP id a640c23a62f3a-aac27026cfemr1099945766b.2.1734887158236; Sun, 22 Dec 2024 09:05:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887158; cv=none; d=google.com; s=arc-20240605; b=kdMqihdbGSbC2GrYnJUqqo4PhykKb0TIbPdiUDs2iW2m5awKVcLiH6V4qMBukgtPt7 KB2GtUJN011gnOKf7UMcvAjxpC5TxF6uy8jTy4Y/yaiJYNskYUJp//9wLCosfD0ss4sG Fd/1zqpScuHVnZrwfI9XGeQwbkNk+FXX/O7a99g292RqLNqgJIlC128T9uk30RBfxv0S daiTdbD7/ji7JgguDiTZzoX3ICEZDhS/g/ntnco9wUuE69E+88IXuZMTlx2W7zW5CVhk GsGqaN4FpD/LbidkbfPolqZmyTry/XPMjk8fCvPf5cXvtVsdc0WH8uVWat0EGwDg+Hy+ dZhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=NIYGKze4MR7YPDVXkhIeFpyIdksrCDLDzbNCnD1hVG4=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=F0j3AkBu4Gf3l9cYl+5SYJVbzZek4MB7vLRZdgdOHxoh8F6abhbkijjtYGvac+aFUA 6elt7GizPDUoKrf2fbflilBYuGgcwkjrbQKkBNL62zQ60jXTBSlrmgGA8TE0IEiN9EbM A3IzFoF/PE5iYfWOCp6hHlMxkTLcCNRmJNoclTRo3aldj8M1ZKCEnlFn1W4OxBIbfYIe UfKa7J3gp19unAkH1uzKNCg9/pgdt+dnjLLYJe0YkjDhFei2/ZpRHEbJ+5355MXkl+Zu 0VG4YNLAmAlzZctR3QHm8SlXlYpsIpSocka1QqtCRFD0fRzs7M1FkV1rWvsM2XZ+lfgs WzSQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TnCF0xCY; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0f015acasor261961766b.19.2024.12.22.09.05.58 for (Google Transport Security); Sun, 22 Dec 2024 09:05:58 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuy5m8pFBRjTmwqUnT1ymkIlSWareDAMI+GsfCq2+ozlNfyp6ocDWVbu/TlXyc tt9qB81+Ro4ZHkzqd5xRx2VwaUmTCJcRerKgcrkr4MwofBHvBcTUoifDzZAX//wdCNqOoZrd2bv lWU+TwRHhM3HV/EbCYbRir9Gs87GWr7y+SfJtKYQPnfnKYO8nj+TjzhlomU6pi1snu4iCK43Dgl R0aSTH4mXHPD6Z2K/p3JnSq6BhxMNgjnZ86AWXXmmlTnvN//YZJdr1KvLbb19MxUm5mzPNmPICn MvPx5gjuUSvPrm8zwcvDNxfvJSBk7V0vDNKKZHeqaggqig== X-Received: by 2002:a17:907:2d9f:b0:aa6:8186:5cab with SMTP id a640c23a62f3a-aac3378becbmr852412266b.54.1734887157563; Sun, 22 Dec 2024 09:05:57 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:57 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 11/18] clk: imx: add support for i.MX8MN anatop clock driver Date: Sun, 22 Dec 2024 18:04:26 +0100 Message-ID: <20241222170534.3621453-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=TnCF0xCY; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Support NXP i.MX8M anatop PLL module which generates PLLs to CCM root. By doing so, we also simplify the CCM driver code. The changes are backward compatible. Signed-off-by: Dario Binacchi --- Changes in v6: - Define IMX8MN_ANATOP_CLK_END inside the driver after it has ben removed from include/dt-bindings/clock/imx8mn-clock.h. Changes in v4: - New drivers/clk/imx/Makefile | 2 +- drivers/clk/imx/clk-imx8mn-anatop.c | 283 ++++++++++++++++++++++++++++ drivers/clk/imx/clk-imx8mn.c | 175 +++++++---------- 3 files changed, 357 insertions(+), 103 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 03f2b2a1ab63..f0f1d01c68f8 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -26,7 +26,7 @@ mxc-clk-objs += clk-gpr-mux.o obj-$(CONFIG_MXC_CLK) += mxc-clk.o obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o -obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn.o +obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn-anatop.o clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) += clk-imx8mp.o clk-imx8mp-audiomix.o obj-$(CONFIG_CLK_IMX8MQ) += clk-imx8mq.o diff --git a/drivers/clk/imx/clk-imx8mn-anatop.c b/drivers/clk/imx/clk-imx8mn-anatop.c new file mode 100644 index 000000000000..43101b0a758e --- /dev/null +++ b/drivers/clk/imx/clk-imx8mn-anatop.c @@ -0,0 +1,283 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * clk-imx8mn-anatop.c - NXP i.MX8MN anatop clock driver + * + * Copyright (c) 2022 Dario Binacchi + */ + +#include + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define IMX8MN_ANATOP_CLK_END IMX8MN_ANATOP_CLK_CLKOUT2 + +static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; +static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; +static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; +static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", + "dummy", "dummy", "gpu_pll_out", "dummy", + "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", + "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **hws; + +static int imx8mn_anatop_clocks_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + void __iomem *base; + int ret; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) { + dev_err(dev, "failed to get base address\n"); + return PTR_ERR(base); + } + + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, + IMX8MN_ANATOP_CLK_END), + GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num = IMX8MN_ANATOP_CLK_END; + hws = clk_hw_data->hws; + + hws[IMX8MN_ANATOP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); + hws[IMX8MN_ANATOP_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_ANATOP_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); + + hws[IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL] = + imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL] = + imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_VIDEO_PLL_REF_SEL] = + imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_DRAM_PLL_REF_SEL] = + imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_GPU_PLL_REF_SEL] = + imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL] = + imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_ARM_PLL_REF_SEL] = + imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_SYS_PLL3_REF_SEL] = + imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + + hws[IMX8MN_ANATOP_AUDIO_PLL1] = + imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", + base, &imx_1443x_pll); + hws[IMX8MN_ANATOP_AUDIO_PLL2] = + imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", + base + 0x14, &imx_1443x_pll); + hws[IMX8MN_ANATOP_VIDEO_PLL] = + imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", + base + 0x28, &imx_1443x_pll); + hws[IMX8MN_ANATOP_DRAM_PLL] = + imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, + &imx_1443x_dram_pll); + hws[IMX8MN_ANATOP_GPU_PLL] = + imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_M7_ALT_PLL] = + imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", + base + 0x74, &imx_1416x_pll); + hws[IMX8MN_ANATOP_ARM_PLL] = + imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); + hws[IMX8MN_ANATOP_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); + hws[IMX8MN_ANATOP_SYS_PLL3] = + imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, + &imx_1416x_pll); + + /* PLL bypass out */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_BYPASS] = + imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, + audio_pll1_bypass_sels, + ARRAY_SIZE(audio_pll1_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_AUDIO_PLL2_BYPASS] = + imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, + audio_pll2_bypass_sels, + ARRAY_SIZE(audio_pll2_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_VIDEO_PLL_BYPASS] = + imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, + video_pll_bypass_sels, + ARRAY_SIZE(video_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_DRAM_PLL_BYPASS] = + imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, + dram_pll_bypass_sels, + ARRAY_SIZE(dram_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_GPU_PLL_BYPASS] = + imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, + gpu_pll_bypass_sels, + ARRAY_SIZE(gpu_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_M7_ALT_PLL_BYPASS] = + imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, + m7_alt_pll_bypass_sels, + ARRAY_SIZE(m7_alt_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_ARM_PLL_BYPASS] = + imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, + arm_pll_bypass_sels, + ARRAY_SIZE(arm_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_SYS_PLL3_BYPASS] = + imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, + sys_pll3_bypass_sels, + ARRAY_SIZE(sys_pll3_bypass_sels), + CLK_SET_RATE_PARENT); + + /* PLL out gate */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_OUT] = + imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", + base, 13); + hws[IMX8MN_ANATOP_AUDIO_PLL2_OUT] = + imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", + base + 0x14, 13); + hws[IMX8MN_ANATOP_VIDEO_PLL_OUT] = + imx_clk_hw_gate("video_pll_out", "video_pll_bypass", + base + 0x28, 13); + hws[IMX8MN_ANATOP_DRAM_PLL_OUT] = + imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", + base + 0x50, 13); + hws[IMX8MN_ANATOP_GPU_PLL_OUT] = + imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", + base + 0x64, 11); + hws[IMX8MN_ANATOP_M7_ALT_PLL_OUT] = + imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", + base + 0x74, 11); + hws[IMX8MN_ANATOP_ARM_PLL_OUT] = + imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", + base + 0x84, 11); + hws[IMX8MN_ANATOP_SYS_PLL3_OUT] = + imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", + base + 0x114, 11); + + /* SYS PLL1 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL1_OUT] = + imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); + hws[IMX8MN_ANATOP_SYS_PLL1_40M] = + imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL1_80M] = + imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL1_100M] = + imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL1_133M] = + imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL1_160M] = + imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL1_200M] = + imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL1_266M] = + imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL1_400M] = + imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL1_800M] = + imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + + /* SYS PLL2 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL2_OUT] = + imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); + hws[IMX8MN_ANATOP_SYS_PLL2_50M] = + imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL2_100M] = + imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL2_125M] = + imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL2_166M] = + imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL2_200M] = + imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL2_250M] = + imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL2_333M] = + imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL2_500M] = + imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL2_1000M] = + imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); + + hws[IMX8MN_ANATOP_CLK_CLKOUT1_SEL] = + imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT1_DIV] = + imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, + 0, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT1] = + imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_SEL] = + imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_DIV] = + imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, + 16, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT2] = + imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); + + imx_check_clk_hws(hws, IMX8MN_ANATOP_CLK_END); + + ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + imx_unregister_hw_clocks(hws, IMX8MN_ANATOP_CLK_END); + return dev_err_probe(dev, ret, + "failed to register anatop clock provider\n"); + } + + dev_info(dev, "NXP i.MX8MN anatop clock driver probed\n"); + return 0; +} + +static const struct of_device_id imx8mn_anatop_clk_of_match[] = { + { .compatible = "fsl,imx8mn-anatop" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx8mn_anatop_clk_of_match); + +static struct platform_driver imx8mn_anatop_clk_driver = { + .probe = imx8mn_anatop_clocks_probe, + .driver = { + .name = "imx8mn-anatop", + /* + * Disable bind attributes: clocks are not removed and + * reloading the driver will crash or break devices. + */ + .suppress_bind_attrs = true, + .of_match_table = imx8mn_anatop_clk_of_match, + }, +}; + +module_platform_driver(imx8mn_anatop_clk_driver); + +MODULE_AUTHOR("Dario Binacchi "); +MODULE_DESCRIPTION("NXP i.MX8MN anatop clock driver"); +MODULE_LICENSE("GPL"); diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index ab77e148e70c..588cebce6c9d 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -24,16 +24,6 @@ static u32 share_count_disp; static u32 share_count_pdm; static u32 share_count_nand; -static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; -static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; -static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; -static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; -static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; -static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; - static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; @@ -308,11 +298,6 @@ static const char * const imx8mn_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sy "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", - "dummy", "dummy", "gpu_pll_out", "dummy", - "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", - "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; - static struct clk_hw_onecell_data *clk_hw_data; static struct clk_hw **hws; @@ -323,6 +308,10 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) void __iomem *base; int ret; + base = devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, IMX8MN_CLK_END), GFP_KERNEL); if (WARN_ON(!clk_hw_data)) @@ -331,99 +320,84 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) clk_hw_data->num = IMX8MN_CLK_END; hws = clk_hw_data->hws; - hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); - hws[IMX8MN_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); - hws[IMX8MN_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_CLK_DUMMY] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_DUMMY); + hws[IMX8MN_CLK_24M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_24M); + hws[IMX8MN_CLK_32K] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_32K); hws[IMX8MN_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); hws[IMX8MN_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); hws[IMX8MN_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); hws[IMX8MN_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); - np = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); - base = devm_of_iomap(dev, np, 0, NULL); - of_node_put(np); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } - - hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - - hws[IMX8MN_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); - hws[IMX8MN_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MN_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); - hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); - hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); - hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); - hws[IMX8MN_ARM_PLL] = imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, &imx_1416x_pll); - hws[IMX8MN_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); - hws[IMX8MN_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); - hws[IMX8MN_SYS_PLL3] = imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, &imx_1416x_pll); + hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL); + hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL); + hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_REF_SEL); + hws[IMX8MN_DRAM_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_REF_SEL); + hws[IMX8MN_GPU_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_REF_SEL); + hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL); + hws[IMX8MN_ARM_PLL_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_REF_SEL); + hws[IMX8MN_SYS_PLL3_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_REF_SEL); + + hws[IMX8MN_AUDIO_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1); + hws[IMX8MN_AUDIO_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2); + hws[IMX8MN_VIDEO_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL); + hws[IMX8MN_DRAM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL); + hws[IMX8MN_GPU_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL); + hws[IMX8MN_M7_ALT_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL); + hws[IMX8MN_ARM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL); + hws[IMX8MN_SYS_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1); + hws[IMX8MN_SYS_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2); + hws[IMX8MN_SYS_PLL3] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3); /* PLL bypass out */ - hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_ARM_PLL_BYPASS] = imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_SYS_PLL3_BYPASS] = imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_BYPASS); + hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_BYPASS); + hws[IMX8MN_VIDEO_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_BYPASS); + hws[IMX8MN_DRAM_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_BYPASS); + hws[IMX8MN_GPU_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_BYPASS); + hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_BYPASS); + hws[IMX8MN_ARM_PLL_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_BYPASS); + hws[IMX8MN_SYS_PLL3_BYPASS] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_BYPASS); /* PLL out gate */ - hws[IMX8MN_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); - hws[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MN_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); - hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); - hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); - hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); - hws[IMX8MN_ARM_PLL_OUT] = imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11); - hws[IMX8MN_SYS_PLL3_OUT] = imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11); + hws[IMX8MN_AUDIO_PLL1_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1_OUT); + hws[IMX8MN_AUDIO_PLL2_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2_OUT); + hws[IMX8MN_VIDEO_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL_OUT); + hws[IMX8MN_DRAM_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL_OUT); + hws[IMX8MN_GPU_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL_OUT); + hws[IMX8MN_M7_ALT_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL_OUT); + hws[IMX8MN_ARM_PLL_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL_OUT); + hws[IMX8MN_SYS_PLL3_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_OUT); /* SYS PLL1 fixed output */ - hws[IMX8MN_SYS_PLL1_OUT] = imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); - hws[IMX8MN_SYS_PLL1_40M] = imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); - hws[IMX8MN_SYS_PLL1_80M] = imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); - hws[IMX8MN_SYS_PLL1_100M] = imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); - hws[IMX8MN_SYS_PLL1_133M] = imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); - hws[IMX8MN_SYS_PLL1_160M] = imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); - hws[IMX8MN_SYS_PLL1_200M] = imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); - hws[IMX8MN_SYS_PLL1_266M] = imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); - hws[IMX8MN_SYS_PLL1_400M] = imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); - hws[IMX8MN_SYS_PLL1_800M] = imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + hws[IMX8MN_SYS_PLL1_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_OUT); + hws[IMX8MN_SYS_PLL1_40M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_40M); + hws[IMX8MN_SYS_PLL1_80M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_80M); + hws[IMX8MN_SYS_PLL1_100M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_100M); + hws[IMX8MN_SYS_PLL1_133M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_133M); + hws[IMX8MN_SYS_PLL1_160M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_160M); + hws[IMX8MN_SYS_PLL1_200M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_200M); + hws[IMX8MN_SYS_PLL1_266M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_266M); + hws[IMX8MN_SYS_PLL1_400M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_400M); + hws[IMX8MN_SYS_PLL1_800M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL1_800M); /* SYS PLL2 fixed output */ - hws[IMX8MN_SYS_PLL2_OUT] = imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); - hws[IMX8MN_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); - hws[IMX8MN_SYS_PLL2_100M] = imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); - hws[IMX8MN_SYS_PLL2_125M] = imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); - hws[IMX8MN_SYS_PLL2_166M] = imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); - hws[IMX8MN_SYS_PLL2_200M] = imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); - hws[IMX8MN_SYS_PLL2_250M] = imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); - hws[IMX8MN_SYS_PLL2_333M] = imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); - hws[IMX8MN_SYS_PLL2_500M] = imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); - hws[IMX8MN_SYS_PLL2_1000M] = imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); - - hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, 0, 4); - hws[IMX8MN_CLK_CLKOUT1] = imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); - hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, 16, 4); - hws[IMX8MN_CLK_CLKOUT2] = imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); - - np = dev->of_node; - base = devm_platform_ioremap_resource(pdev, 0); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } + hws[IMX8MN_SYS_PLL2_OUT] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_OUT); + hws[IMX8MN_SYS_PLL2_50M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_50M); + hws[IMX8MN_SYS_PLL2_100M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_100M); + hws[IMX8MN_SYS_PLL2_125M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_125M); + hws[IMX8MN_SYS_PLL2_166M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_166M); + hws[IMX8MN_SYS_PLL2_200M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_200M); + hws[IMX8MN_SYS_PLL2_250M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_250M); + hws[IMX8MN_SYS_PLL2_333M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_333M); + hws[IMX8MN_SYS_PLL2_500M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_500M); + hws[IMX8MN_SYS_PLL2_1000M] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL2_1000M); + + hws[IMX8MN_CLK_CLKOUT1_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1_SEL); + hws[IMX8MN_CLK_CLKOUT1_DIV] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1_DIV); + hws[IMX8MN_CLK_CLKOUT1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT1); + hws[IMX8MN_CLK_CLKOUT2_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2_SEL); + hws[IMX8MN_CLK_CLKOUT2_DIV] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2_DIV); + hws[IMX8MN_CLK_CLKOUT2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_CLK_CLKOUT2); /* CORE */ hws[IMX8MN_CLK_A53_DIV] = imx8m_clk_hw_composite_core("arm_a53_div", imx8mn_a53_sels, base + 0x8000); @@ -599,18 +573,15 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); if (ret < 0) { - dev_err(dev, "failed to register hws for i.MX8MN\n"); - goto unregister_hws; + imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); + return dev_err_probe(dev, ret, + "failed to register hws for i.MX8MN\n"); } imx_register_uart_clocks(); + dev_info(dev, "NXP i.MX8MN ccm clock driver probed\n"); return 0; - -unregister_hws: - imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); - - return ret; } static const struct of_device_id imx8mn_clk_of_match[] = { From patchwork Sun Dec 22 17:04:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3732 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 92A8040CF6 for ; Sun, 22 Dec 2024 18:06:02 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3ff30b566sf3485308a12.1 for ; Sun, 22 Dec 2024 09:06:02 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887162; cv=pass; d=google.com; s=arc-20240605; b=gcqHWLohr7ud2VADTbqMP/I2AlaNP6Tve277P9WMntdJK3yqt50o3IKB0C5oSBhKop vpx+xG1hsNi6U066IKb9iyQLqgotsOgjw3qYP0H2g/J17TGYU/qKUETFL4EYfhccpw12 h5dFREuoIpbx1HrdEym61E82+G5oJ3TGoaoYLlW5owoImxjyF4nXH085e5Gs4Y+Ty8X2 12zRt3xW4R8lR8I5ALQT6Q0zvmDEAeEtS2MDqsO5uPAr4o0mevhvDgrTSLeJrmxGCxBG VnnQCloiM1PykLDNpc5h2MBo7ramNCZv31nSw2nFsKRA843NGBO97ZzP574z3fvTDSiq tMGA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8OvZHTieLB1IoERwrz+UnQHLPYGiytAS1QxfmvoNtyU=; fh=s5FP949uu6IenveIv8Vt5SMCsXfSKshKgZzl5Li7D4A=; b=BhZ7NdIDxMxDmTN5EVXECrTUsHfkhNeluCam80GovDfhLWrIvOfMB1q4BUm063CA0q UzDe5AL6vhCAqUDBmBx+JlwMXpOe0kKbIEeo3vWTJA9Vjf9RVuuAdWCUitdDnxpdoKOd hZmtCIAd0oMtkTD3vWqXaD0h4u40G9hEzOATMGv5DnjlfL6M+vi+wOk893gWYC6Y8/u0 eKofZkZCj0MYW0RwvuRICtMLnKHrlBOK2w/Ak4fm0/lYZt4EIWP7c1age2Fx2d2aTT9M KG7ifk9/ZAm5/4yq/4JbHNNptuXKeawntmORaN21AbxX1oidZKJ+z2gRkiq6PrgWXVfv 771w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ihx5qGEB; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887162; x=1735491962; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=8OvZHTieLB1IoERwrz+UnQHLPYGiytAS1QxfmvoNtyU=; b=CcbnbLjZLJUVrpTBOwYpAxPtBi+2KBP/TgRjIGuZRCXDALLvvJ/GtTNw0TOS1uyQ7L +D7zMbfvv8QwtiaEYB51qRFT1kVVbiRla52o0+/hTfoLPt8ACbwIidUihoObYHtbfgqC 8Cfdbmqz6DQsDmQTw8mzjpwuSshoh6NMRSJx0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887162; x=1735491962; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8OvZHTieLB1IoERwrz+UnQHLPYGiytAS1QxfmvoNtyU=; b=b41MP6wZrN+uJXnrvzYgHVVY85ymsyiCRd8IWl0zLAmPU3C879UbhDcHIeblcq8Frr Gzvts01OwJSAfJiixavcx2N2caY6lBqwPQMVRm4GMd3rIv41QHpEBQPWXgFv4uc/b4Ha z2c0Rwgm7pd1yI3gHmLBEZ7jzEgJH/c6+Oxl5z9SaxfTNmUM8yqSJLxj2nICQQeAzb1F C3RHgOfTRhYx9NhZ8B0qwjDhFaWPgms+8ZcZeWpurcLpnnF/ZtVx7RZXLeWx0qJoD5ss Njj8Qq2Q+x0GtG5JRlkhHOMfaVaKROeABNbt0RTqAAaDPxIbNrgGMm6jvU7M2fq17gmz kaBA== X-Forwarded-Encrypted: i=2; AJvYcCWE4oQxSC+OQSs6mzpMtQNoH0PHKM5vuE6+S21X4jd+Ob6SV7fmuFRjRgIFSV1g+o2sbQyj4y7KdfEYsMmE@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy6IGmiAdA//i4Os80WLYTOEuHYPFOEiX2gApSFsPjG2xny9NcW RR+VlfUYl6Va15gqtY6naD/4nLbciQUKpKsIgoEJZi0hPkkzGI7ymYUpfXY5bFUDyA== X-Google-Smtp-Source: AGHT+IF+5NBbCmen9HfNesRqbxIhsv+lx7b4HQ37R8H4djph9gca1gTJJ+5MwN8VUKuNtEtUfd5E4g== X-Received: by 2002:a05:6402:2109:b0:5cf:e66f:678d with SMTP id 4fb4d7f45d1cf-5d81de083bamr9308145a12.28.1734887161935; Sun, 22 Dec 2024 09:06:01 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d51e:0:b0:5d3:cf02:d209 with SMTP id 4fb4d7f45d1cf-5d80259c450ls62864a12.1.-pod-prod-09-eu; Sun, 22 Dec 2024 09:06:00 -0800 (PST) X-Received: by 2002:a05:6402:530f:b0:5d6:5139:7e97 with SMTP id 4fb4d7f45d1cf-5d81dd5ed7amr8052638a12.1.1734887159911; Sun, 22 Dec 2024 09:05:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887159; cv=none; d=google.com; s=arc-20240605; b=g5UUy+fR7ErytzmuWPhIJMG+n73lk6LG0gI8bw5Zbkc+W/sMCcBVqAosEkk5wB4s+m o/S7VmtVUJFxqMyQGGgR/pLZKRfuWcd172V4DZdWXKcjbvkyY0y4WpPhtMgO1zbAYDS6 aYd50TUVBGwtGEAJKtxMR4G9xjRXMhUfElrBJ4hB2+Gi7JcmTh/E3unJ3jPB78KRFI58 rL8WhuaDUct/a00DWlmjCdMdYXuchvYGMR6aSdgDWf34rsPXC24QekZmdYVOSnSW/gBH kI5ngWOxUtHYzluSa2VpefKbO7QrFWsTHlzsAgcNZwXibITqtAMb/hsJyWcD1iK9o/8z d2UA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=m5m5kN2c/9wWpkcrILoC2ZFZNTUAnB55ZbrER3I9Ujk=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=ESABdFnz6tk9EDO0Toma6NEVspRvLe0BLGF82VPwPhhHruE5uzt6DsvXpGFylrkgax tFyPB34LJuWbQJYa07hf84c5lYvgzdLfHzlWhUoRlfUKD8Mo0y/9YX79tiwHYMi80olb 6bWxJdSt5U3cyvoqkMJfKEzkFZMWrhVPekzwcvBverwCXM9hvopDBMJ0XGfDS0CEeCvX hA1+5U3n5TFGxCgdXtdTdbYcJQs88EZhF63jmr+F2Dv2kb8p0eu252vOKu2xzr3NgLQU OpScwxSYi0y4h3zOpWKIwBHLmatnTEMYQY4WG4pp26IQR88u3HLywsZ3uUMDFtGvLU0a PzNQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ihx5qGEB; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4fb4d7f45d1cf-5d80677e687sor2315793a12.6.2024.12.22.09.05.59 for (Google Transport Security); Sun, 22 Dec 2024 09:05:59 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncu2GdtbWeC1XiYpMh7VIpxQfx06yhPyWDdMFDRPXwWPQxUJIn+5SlUru2H3dW5 wqwwtUpsRmtuJdoa+MMtD6n4XKQ21i96nMkqdvfz9zHML4JCf5OAXvf7pfwfO1XNcMx3nOzIgNS xCS/9cgFNFZK+ttqsQs2wJCvpBBwmag5JphXum098B57fBQgqU1fvWakfGlobOBBeFnmH1EkMe7 c3HbT2gP1cNTdUOtB6Fm4cAFd6GIkO33nzIrx7ZXcf878ipHQ4cFMT7Riu6YAfLTP07MrASSuu1 tUAlGGS8vvbHB0tGYayQifhnC4ZhXgNRUJF2HkMH9sAsdg== X-Received: by 2002:a05:6402:3714:b0:5d3:f6cb:73e4 with SMTP id 4fb4d7f45d1cf-5d81de1c236mr8514264a12.34.1734887159497; Sun, 22 Dec 2024 09:05:59 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:05:59 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 12/18] dt-bindings: clock: imx8m-clock: add PLLs Date: Sun, 22 Dec 2024 18:04:27 +0100 Message-ID: <20241222170534.3621453-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ihx5qGEB; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Though adding the PLLs to clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v6: - New .../bindings/clock/imx8m-clock.yaml | 27 ++++++++++++++----- 1 file changed, 21 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index c643d4a81478..05bc01960045 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -29,12 +29,12 @@ properties: maxItems: 2 clocks: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 clock-names: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 '#clock-cells': const: 1 @@ -86,6 +86,10 @@ allOf: - description: ext2 clock input - description: ext3 clock input - description: ext4 clock input + - description: audio1 PLL input + - description: audio2 PLL input + - description: dram PLL input + - description: video PLL input clock-names: items: @@ -95,20 +99,31 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + - const: audio_pll1 + - const: audio_pll2 + - const: dram_pll + - const: video_pll additionalProperties: false examples: # Clock Control Module node: - | + #include + clock-controller@30380000 { compatible = "fsl,imx8mm-ccm"; reg = <0x30380000 0x10000>; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; }; - | From patchwork Sun Dec 22 17:04:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3733 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id BC27A40CF7 for ; Sun, 22 Dec 2024 18:06:03 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3ce91c403sf3589311a12.3 for ; Sun, 22 Dec 2024 09:06:03 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887163; cv=pass; d=google.com; s=arc-20240605; b=F8GK1/Y58xwnHY2SxtWugZ4V3ABdmsxSNW6Zij/z2wzE/awjAEAUT2qRjNnOMIxFqv ShicoTerIWs9rXSZXdQGEe8M5+lMPFHabW8mWvPbSMfSbp+SOmG1ZDDFeFohLKgSkB/T j8nxAGm5dwOhWPEQekBFB+Aa4qU9Ub14ysADxhGFx50rPg21smURsCqJUyeADOvoyurW w/TG50WPG6e5NJt1It1DshsZydvO8bRZLQyOrNWyXq7n0ErYj2+wLUIEYdHcDAUs0AhK CiitUe2Brh5HfSLl9hzpFDXwS4X2yXXc4Puu1iIITqEk/DgSZF+Jfhb71kNzfo6q51Qk vFHA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8ziiYGoc8FQQlCKOnlJVcmDYK6ZrSQ8OHqYCQa3Js6Y=; fh=dFSZVnyp7EXz0SwYgSbCzLT1i8I5g9OHMPxJ4USUyO4=; b=apcT1UF28CKwsutqAcd0A/I3Pb1EKY7358w+Z6Lvum2Ioz8ioRFhnBeI6q36Vw9qIb m+eZlGj1xwHFT9dHe1pumzWJHC3wMcl/oKZrYcJ9ZkExGtDvePFRSof7b71CfkLyrB8w 7fxSEV+mVooUIHI514vTWCNq3iJ1XhyAn7qKlLIrf1TOeOmA+l7JWUgyq3CfIT8C7EUr pXle59W7spVCUpKUBiHwu03Cq6bmq2PPaViiTjhAlmpujIhwRu1Kbv2BI7YXfCUJqGDo 3ZExEsOZTUlnUaa9bmnrbRn8VahPkjfyNbZJ4u5Watyv9Vv/uIMHGM562pSQpk/kvXw1 qkyQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=inGaCjrF; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887163; x=1735491963; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=8ziiYGoc8FQQlCKOnlJVcmDYK6ZrSQ8OHqYCQa3Js6Y=; b=CxQG/+j8AdiSmBsk9lH/gHXAhutR6xZuVzhfUupDG5uJ4ziZu9C1fV8nguECs/HXjk pM2dqnI1nPS3ggQzcfBCW06mkjD+y8cDMGXjY+L3XbDcpLiu7KtvbRXSTiU/WCk+jehJ NrNXoMHWBpEe0l2LFeyO+2tSDPfN1bGoObOSM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887163; x=1735491963; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=8ziiYGoc8FQQlCKOnlJVcmDYK6ZrSQ8OHqYCQa3Js6Y=; b=pmlvRWA/6Auuo0x7EVvtojbVTjRt2ST9y+T+qsN6xehISqq4F/KZ4UbCsjzLFbo0Bg bkzN2BlYngFgpzx7w1/XrBo18GmYROhOAmBZ52zPJnBpekX03t7qOqYlwFEjD8QKaQj0 Geq6KQI4ov2aRvNp7bXOSiCng7zOh8aAfc1nCRtHR7JxOb/5NB/x29gYv6LwTz2H3CmB nVjIp58j8j3wBmozuX4dKOEDvYR0EaGEATH7UccM9yVFp5MEOnUKWhST6J4Dw6rpUcbi UY4KDu+VhGe76s1cCIQi0MaEpAsF4SRi84SrLvlyEvdCHezd+EfaXgHpdOVR2FpN6f/y J3og== X-Forwarded-Encrypted: i=2; AJvYcCUqwa25snxBuNLgQxjrKHnZ8BLYnhgu3jwDoC82ZxeybRKOXoW6R3m4oON2cos2U7miLfp+vHXx53nKF6au@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy3QjelK2O7dUyGxWDLQcATrqAOIW25cM+n7G+7gGPCHBb680Pa RwKDGUfiHOBvcNXe0+8OK2evUrcqksovasDqbzYTwSEg+PbquUPHPsVAK2pZze3OYw== X-Google-Smtp-Source: AGHT+IFZiz00D0nchyhUT13Gv/FlYYUkTlmaJLpAnOqdTysFSPt7Sppuw+N5NINSjLXKqMI0HFBb4w== X-Received: by 2002:a05:6402:40c8:b0:5d0:e50b:899e with SMTP id 4fb4d7f45d1cf-5d81dd66e0cmr10040189a12.4.1734887163410; Sun, 22 Dec 2024 09:06:03 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d647:0:b0:5cf:e3e9:1723 with SMTP id 4fb4d7f45d1cf-5d84e36abffls3023a12.2.-pod-prod-04-eu; Sun, 22 Dec 2024 09:06:01 -0800 (PST) X-Received: by 2002:a17:907:3688:b0:aa6:aa89:6d5e with SMTP id a640c23a62f3a-aac2ad7f926mr1175018466b.18.1734887161457; Sun, 22 Dec 2024 09:06:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887161; cv=none; d=google.com; s=arc-20240605; b=HexHZwB4ktz/ugt4WD+a4R8t/dS9S9Ofhk+k065ZRVT5xvIO2APc3OYJ2HaKyGdgHP Rw9WHzWdqP4KHDpzuzPlvn/1kWNtnys9PVRmcyLW3uXLI1OS8FFPW0apShtTBTdbx++6 8PPN03m7+qIHz7FJDFTtIM1Nrajcj7VSR7pY2O4v9fYdXcMBpTJ4zsllijl0gf8LudTB 6P+ngeFaCNLINK6hzEkZZ+bh8BbgTQZWxcAFqnN5lIiIMSIx/3tWOLE8i+Sv38KPldu1 +6OtXfJONQ2+ytYEM4/RnGBwrh6Y1bfKLR+k042bFQj9ETkoRUwSYrtgEv4Mb29uNcka 1yWQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=j2hCs9DBY1WcnrRGyr88Evw8OuCDQNrA4ENDf/4vgOw=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=FVMyi0jp8/Sh4IZKVuCdN2CMfpDSSHpizEDsQA/XJvc3izn//CH2SnGo5KRwzTU8sT Epb7Y5Y9fht5NzIn8lxKEAg70btUpqugGvEDF9puwLfnHGSurGGLoR5V+rz68JVLYut6 pJYVny5NRiU8zMogvZP+tpoQnj2irZF3QD+AFIDyuRFvXxPcQPM7E+Fp37tgrmvZV74Y +bQVL19iWnpsitBmV5bpUbRiruEHmRh74vPvfOhxMv8WoGGGzOtpcDI0RmddUYXyBzoZ EaRC5Emfr1AJvcXnpESESy8hvh+otUvfkeUctM7M5GOStI7yOaXnLezFa9CkBpyXe+sR +WKw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=inGaCjrF; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eae5d8asor310485066b.10.2024.12.22.09.06.01 for (Google Transport Security); Sun, 22 Dec 2024 09:06:01 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncv8Q0nhGu7SI5lnUP9XEFhd8tiJfF3r1JSuivG1RvNAGsjG25A0qWx8rDmXDnW wHvwhJSHbJ6YHmdAG10KEWdrkfyhaac04Y92nI7IjpWGViu8vaQ7luTq47Naw6cK1gkZRi05G1D JoqXb1wXmZkJgYjU2wLsGmnmFAvKRTFSJm/6diADqo/VOlKOAyS43QtTFXS0BN4g+Y+/agF3/W2 aHxJj6/OTfrtW34SmGHBvBkaThBHR/tgKxDKZrw+wtMmyHp1mZcPs/MpsuL0g9if2j+e/4doyDH fh8pre7gGlp+jESzBu8G9yoy1L1iANSMCkqThPABaCjg5w== X-Received: by 2002:a17:907:c20d:b0:aae:8490:9429 with SMTP id a640c23a62f3a-aae84909672mr543216266b.34.1734887161008; Sun, 22 Dec 2024 09:06:01 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.05.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:06:00 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 13/18] arm64: dts: imx8mm: add PLLs to clock controller module (ccm) Date: Sun, 22 Dec 2024 18:04:28 +0100 Message-ID: <20241222170534.3621453-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=inGaCjrF; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 597041a05073..0b35aecb6755 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -642,9 +642,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>, <&clk IMX8MM_CLK_A53_CORE>, <&clk IMX8MM_CLK_NOC>, From patchwork Sun Dec 22 17:04:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3734 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B70E940CF6 for ; Sun, 22 Dec 2024 18:06:06 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3d9d6293fsf2890700a12.0 for ; Sun, 22 Dec 2024 09:06:06 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887166; cv=pass; d=google.com; s=arc-20240605; b=CY8uWj7WWrpqC08Ql3cbSktq8dzFhJBADN6JZTpkKtuWvaQIF0SuFnOJnu/y8pA3sz MYGMa/8Nr6zX+cERxGuQLb9KWySqqrCT2UBCQo1m9mYA8lUZDZzc93/hOThp6MwrnRWe VQ75ehUfsGj1eIxmxIf6mbTWICjwrfXrOVDJ95552I0cAVZOr/Ipv/jlNrJu6jU+BCKM 8WIb+LNfRrj2BrK+2vX4OiHXjW+1mLTVlpPe0As2pxCFBs+HhRqzSY/unFc8FwX+MDtk ggfS5AnyVJm/Zf1YrwR9eJFEP+PHnm7JQGsmYT95gG+IMICKqk5YreETNYYZ3nBYiAnp 2GGQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Ymn5fgFnWuiyBYYS2YP2A74Due8JdWM+BexLuYLsGmk=; fh=XfXdUzYAsMrGLCAtAYntsSzhzMc5BdY4lDuQrs4pxSQ=; b=WvfC2dZ+RNGyt/LtNBR9IqQvBsWErUauQT2NhCz6sfAKTxtLfwHDa6yKEkxDVZMPsF L/oxihgpSDmgI3yJB4SYgMKIu8hR6URle2uSOCK8rf0yoCL+0WGDEjqgCDxDg4BOLwoO uPvrZ98vCiOkjB1MZ7I5JkOCYLiGWpM2Abepl41o5PkL+exLo4Y3ZKyeXOciG4jZsEWP 2CzrQ0CRfc0zabt0IAgqcirLATBxw8aEeoI6I3nWQgrf/JR0IrUwHbOPn3SqoCL0ZEBv jkBU+17IWP+UwwcaTK3P/8sVKaayCMgikzcCV9wb1pIZL+QQ8lmH5XuHM1NtSkP5ScsK rXvA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZAhNx2Of; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887166; x=1735491966; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Ymn5fgFnWuiyBYYS2YP2A74Due8JdWM+BexLuYLsGmk=; b=i6gxIsQz4KGYGdjLdFkzX9aTUvwVxqFivjno1bfMkm8szqSVE0VCVMyF376VMRKJZj iByT87ldH+mucTa9hHtcVqYClGUkk4ZT7jWTasKpFa7qtpKEncqeszypT5zY3AcclaXt ckGqJMeOf87pLOT+IDBLMxHBK9GT1FlW901tU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887166; x=1735491966; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Ymn5fgFnWuiyBYYS2YP2A74Due8JdWM+BexLuYLsGmk=; b=N6sahoQGve8cW8mrCBFMr/LJBGOmJJnH1Rqf6l8+uN+acrugMZG2uzUTuF9d+0vVrE 3JfL21TMI20vwsrQqdsPtE0x78L7kBhCeE9C0LA+mIM454ZnZaUmlKIQ8vybLQ+op+Ak Z7AX8IJ6YytrZiSl54HwsaEsDtUTYLkmuA9sQl/sF5p8PlFc29Z/4bUoHRc7kh2J6kd5 rH4O142LWQ4Co5TtmHKlthtjYLhoZ4HP3e/tO58z6cNbdeFxarsHwCJm0s9vcA1Phgsd eyBBlLtKD8XgWvUtVTZzEzyDj4gPUfj64hzUmrCMUwtEjDM8jXEvJHRHdj2DjK98JU77 1v+g== X-Forwarded-Encrypted: i=2; AJvYcCVtotKwCIA9pCKtC9Ug+loIAyP8Mzn1SSic+23AXJBoofTEmzomnEvsn3MLCoFqYTCDDRnXr3f5saW2bsnX@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxFCKQp2MXhZu0bL682fXWjSk2SBYyJwuRyggHGfFNOXkrfr4B5 Elx/y+w86AkCy7BDSLhNqtDr5CeeaicfSNLearmYORffCYw91d6T/NLezrgQ0RmhZQ== X-Google-Smtp-Source: AGHT+IFjwZ1PmWA5Db87k3ivUsOyeIJvuFkFDcvvha6iGx1qDBvevrqUucKgYw2BPQjKp8DknaUjzQ== X-Received: by 2002:a05:6402:5255:b0:5d3:cfd0:8d4b with SMTP id 4fb4d7f45d1cf-5d81de38c45mr8578149a12.33.1734887166372; Sun, 22 Dec 2024 09:06:06 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d7d7:0:b0:5d3:ce70:f22f with SMTP id 4fb4d7f45d1cf-5d8025b37f3ls18281a12.2.-pod-prod-07-eu; Sun, 22 Dec 2024 09:06:03 -0800 (PST) X-Received: by 2002:a17:906:4fce:b0:aab:73c5:836 with SMTP id a640c23a62f3a-aac334c3d70mr1061932266b.32.1734887163090; Sun, 22 Dec 2024 09:06:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887163; cv=none; d=google.com; s=arc-20240605; b=Dra7iuk7xsBIFvI0WRwdB80caP0yaHJAzEl6//Pu4h1WIuGQX89BRsrfGKu4rYemEA FsZpV/+ZV58yx4MUukmiXwNpba7I0IC3T4/E1Xt0AGm8fRiG0HqMKXAXHlUnSptJXkZ9 GQ7//Ws8KvjKcuSQrOb1N6kE6X+gVO51JvUNz8I1veTMUp2UGRI0ZFjvSzQ4Ecyd1u7U q7PhdIi3Gxg+W0fuMlUq6Ff+x/iX27yv49H77F0D6ltKu7kAawB0b1CQRAQQFkIZ5kJ2 uvwoawb5o27MfPEDH84fvNQmoYFrazeynKsmnwa2XhgS7G1OTw/BCVC3xfV5Kyy0/7l5 UlSA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=deJRTkp3cj8LQIAgwHRGE8nfXmDlGN+dwLVOnyJ9CpQ=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=bxF95nGnAGtJocdFcqULqT3q3FwFsQfQDbxTB0j9/YNk6UMK5vmdVBpolsjkyTMVcL nNRdwz57kKoxrVCu24XpxLJ+4mHvm6yPFxk3a9sGO7ZsLJxqzsHMouE4AqCPnTJeJBIn ef8Za/5Bhe29fAG4Wly1eWbmqsA4ZsnIHgsLkije1HOiMs/+m6zXNFNhA2FFGeJmWuVz dDMnL/27A1uqL0rrr0fBNrv2r+fhW3Y1PR0BmSD0TEqwUnYKiVpjHJlTHx0C04+9JmNy lU/Oy7SGIgJrkqQPP++HbBSJ4A+MiNCWbWUdvFLbLTCYojbfHTKTy1b2Nm+2n0SRNlor PvuA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZAhNx2Of; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef2ce4asor110757766b.13.2024.12.22.09.06.03 for (Google Transport Security); Sun, 22 Dec 2024 09:06:03 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuwkeRtjELL6NPi2l5+xt3PGWBBT+fkPmI97rdlOCvaJiGPgnwVIF9VGM0D1pY F8+khBOXXOJvNDNZIg1t/rPO2XPBxhzKLWUuZVYcxdhZP1MhII9Ia4bW6Rklmb8h4zBrt3xamGA IG80660KAkyoZbzUG3u6jrQxPOsQ5zWTk85XdBtO5VzKIYcSXlBN5M4yGz2dDqD5WSYOseTQ0FI 4zNtq1CkTN8T5SSTTpPisSOaozv4xqnPzuW8/9/qVHADTAQKFxmLX5HkMB4OuMSbLzxyu2a/Icp lfD0Hzf5qpjPVqEF8OWnIEbSvOh3bLR0RlHoyCx12FCN5A== X-Received: by 2002:a17:907:7f0f:b0:aac:1e96:e7cf with SMTP id a640c23a62f3a-aac334425abmr1040495866b.20.1734887162609; Sun, 22 Dec 2024 09:06:02 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.06.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:06:02 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 14/18] arm64: dts: imx8mn: add PLLs to clock controller module (ccm) Date: Sun, 22 Dec 2024 18:04:29 +0100 Message-ID: <20241222170534.3621453-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZAhNx2Of; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index 49be492b5687..aaa179784717 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -643,9 +643,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_DRAM_PLL>, + <&anatop IMX8MN_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>, <&clk IMX8MN_CLK_A53_CORE>, <&clk IMX8MN_CLK_NOC>, From patchwork Sun Dec 22 17:04:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3735 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 13A8040CF7 for ; Sun, 22 Dec 2024 18:06:07 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3c284eba0sf3657886a12.1 for ; Sun, 22 Dec 2024 09:06:07 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887167; cv=pass; d=google.com; s=arc-20240605; b=CvDlK33t2Zvua7tndm6r0TK9ursZu5ycURCfR6PfTw5y72jpuLMN8oqqzrEQBcJdWe ykpG479BPkJmeKJFH+0dnfGxYIAfMVfiXxZv2feZ2xXrc6cfk69cR3PCPzDUY4D7z/1x wRejIDPQy7+3LT3pGqBc4RP5tPe2GctxKT40gZRIjmmHyuE1qBIl854Ww+txv9py2VFE iWzkbb+YyOtTKBwl/WXTocAShIxlwg/FW0omSHtE1thw8FsZe5zDtfhStrH6gIUlrs4d P3qinyJpEk5zMpuQRt6Dct8mXg74oFhEQjJ0aTDk7YHNTMDycTZFUYv+/5EtRh/8/dEh CzgQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K7PHJM7UiFiLPl6HyN8LLcr21yei1rMLdfv60qKBJQI=; fh=0P0CzNC1VD5jx9D278BgMV65ZQOmcmX0/6edn7jj6lk=; b=KzX3laQ9Ul9VIxH8v3uq5Vp9QMH49Iz7D+h9CsvbW9hHv+arUw3WqM922yQbCwo28n sMJUkUGb2CqepXGX4GY+qw6HtAofz9m/Ij/uthJqcF8Gw3n7KjkRHnpiQRLD5zLEsvHT 8JmMjHOwzXfItU632XqIoTwHiGb3/v6I0wxJGNSsCP/CtrhcbDIIH2JNyH7MlnmpTFB1 nlrvEJtghydjtgrXOpgtNtTnQdEM8MMV+Ytq3rKyuG8h3LqptxCbNOAMOhkgUjVdfZPR ZlKQfIEYE9F40inJJNXndjO+Yoy8cXd8zYR9aeTiWYKL8DLFf2tUdLonrdYBxOIRvLsY 0BdA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U5aDozDD; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887167; x=1735491967; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K7PHJM7UiFiLPl6HyN8LLcr21yei1rMLdfv60qKBJQI=; b=mapuycbDL3gKX87QxUXEJdompuxuKgq9zOZU/9n25k/RJ0OFqT/xMmWY9tUTWrRza7 XKtf133vW1hvAk2KNldXhnJCyomJkjz/JHx9dW4EYp55ZoTjYfgHgYjCcXDpfFgbrB9O 4PsQ8hbmKOtYoCqLUhpbJlInpwZm0v0MjepQ8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887167; x=1735491967; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K7PHJM7UiFiLPl6HyN8LLcr21yei1rMLdfv60qKBJQI=; b=IZc2y3cdqHnHHDrQlwBidyNC6fMaTl7NNijeoOdOzvmQ+akSBIGzY1Pbl/mc1efYG8 A2VvleD37lEJl97Mhs3WugV3UF4H28JlN2njAq3bdyOpss6IL0s4a2qNxsL1dTC4NB3Q siq2C6DWjzGhdg7Dc5apawqNifBXm4Zawab1Hi6uWsxbggC+tBQbFykQdFYB8aVwNWTe Sh/omlrU4RqOII0S6M2qGDpXi4970RF26etslo7QS5zZ+4LnU8F+WU+5PGEpr5rahRzC EhKHDQUOTedVFKJ2Q8zqoffbnJBudLhGF5+sjzq+dSJsnG5dHvcGa898MI8vnUhDKpRg oL4Q== X-Forwarded-Encrypted: i=2; AJvYcCWhhnpcAVLK2pjjhdktu8/BvkA960g8qP3qeqUpVnWU8HvMrwcQt8rjT8Bce2R39PpUX5bTojN+dUGlaRmx@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yzg3FmzpzAByrj6S8mklkklMm/RI6VP0VFWyRifdf1afgPhQTKN XAKKWT2vKp6LNKvCQ8zYiyuiluoJq9twkS5EJbnfmEmUyXizFDJccGC+PI4M6/rEEg== X-Google-Smtp-Source: AGHT+IFMp8ej7cHvFLfyQSneu5r/swCwF/S1sKtkZ26P1srMj8EYriCGk+8hlzq02GGstzZQOZnfyg== X-Received: by 2002:a05:6402:50d2:b0:5d0:e00d:93e8 with SMTP id 4fb4d7f45d1cf-5d81dd62bb9mr8729142a12.6.1734887166724; Sun, 22 Dec 2024 09:06:06 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:cd81:0:b0:5d0:ca0f:6695 with SMTP id 4fb4d7f45d1cf-5d80243f0ccls161068a12.0.-pod-prod-02-eu; Sun, 22 Dec 2024 09:06:05 -0800 (PST) X-Received: by 2002:a17:907:a0ca:b0:aae:8692:902b with SMTP id a640c23a62f3a-aae869291b9mr589113266b.31.1734887164759; Sun, 22 Dec 2024 09:06:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887164; cv=none; d=google.com; s=arc-20240605; b=W8UMKYkvT/xcoLRUGjEJg80d/2Fs87ahsb2CQBLPVKaptquqhB80CNGjPHRxw4WGAU PftQAXWYsUU+KjRWqY8djrlv5Q31XK75hxGX61LohtMwA1K7cIOeQ7aaKJ7K/h6SI4CU TLLXjUitRf3iL8GM1Ct5PNZC9fo1iiCgNkLLryiwuK5qz/fXbzl2h/qZKABZ4WAqc2c2 muot1NudC8y9Qdh5AdNHv7og5VcQX9MuBLgCIBCqeiHSHQy7zcg7NaoCGL7hYdDhBP6I l3VqwCoafQRQGp21kSL7ki59tD2TBYIKcXKGJnv2XCOwul2fPAEVVe4G12IehXbK3kIJ tpYw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=biWMPay2nyJxiRsIuM7kfYUrVvGohPt2+JFfoRTvr08=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=V+R1/d1YnxGGZQlC7ET+8SjUpuzPw2dfF4hmL6xykB/oObWwDVfNksG/7Qg/7WVYGH QF21r1UpJ8pHHLlglFd1UPGodEH0iHtF8IIAx3rUm6d5pgfAv/8s785TEy5SAIZEZ+m2 k9aRyrRImiJvElO/BlRGywbVZR8gvCoY69K9UBch6DjrgMfKADfMi7E2RHTY5n+nPx2d vaK+isMZyj4nOGAzY5N+urF0qrhaN0rMdWLzLrm7/RkwSOSAnlwstY+dgN6IBc+tlfz5 L5uJWP+X+svD07r1DR7iR3rEQpZXyFth4rzG8UU6Ff65abx1oVt7Tfb1QRLbwq352jkv Kfsw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U5aDozDD; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eae5e78sor245591666b.9.2024.12.22.09.06.04 for (Google Transport Security); Sun, 22 Dec 2024 09:06:04 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuKfHaUzReD/5cdf5bua1YtVjvXHpxuQBhz8iZZX6/q/uErKxyOhFdQXwGe525 ra5sFCOcfq46snSLsAbEPE14mKHLnkNq8UKIzg3P2FYjYTBKMmD0v4xJ0CZCpUPO2oILt3s5DS2 5LN6kVD/OwF1qmkD16i5mOcWCFc2BbbcTzJJYXl6jFSV5ILVlGp27ZnPs9gqwqk2DLTdudFNv4D pKSPbyKwTxFSbeMrqbdB8bNAReRNV48qd5nMX0noF0rz8qNmG9so8sceP1cy82IDldw09ujlaJ7 5pwJ1QG/CWduGTnIxWqg1mqSi4vraS81sLj5BOfqDxhBGw== X-Received: by 2002:a17:907:3f12:b0:aa6:7220:f12f with SMTP id a640c23a62f3a-aac2ad8abccmr1116056966b.18.1734887164295; Sun, 22 Dec 2024 09:06:04 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.06.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:06:03 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v6 15/18] arm64: dts: imx8mp: add PLLs to clock controller module (ccm) Date: Sun, 22 Dec 2024 18:04:30 +0100 Message-ID: <20241222170534.3621453-16-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=U5aDozDD; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index 0b928e173f29..861bd4f4dced 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -751,9 +751,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_DRAM_PLL>, + <&anatop IMX8MP_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>, <&clk IMX8MP_CLK_A53_CORE>, <&clk IMX8MP_CLK_NOC>, From patchwork Sun Dec 22 17:04:31 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3736 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 76FA840CF6 for ; Sun, 22 Dec 2024 18:06:10 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa66bc3b46dsf263544466b.3 for ; Sun, 22 Dec 2024 09:06:10 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887170; cv=pass; d=google.com; s=arc-20240605; b=DGOKYjdJlAor52yeAciP5E3YapiriFeNMceJboeV4Fe7Yja042CaniLZcGdCfWExuH O7VuR5I8Pa4Xuos9OoY4Ov1rAm9k+Q0No07iAHdZ/o1r34rnEKwBRC6Ad43Qni495dSi H99Or4dWrcyNzxE1SX1sXGE5tYJgSScu3GfMtf1bhSBV8l/GB4SexhhfMremVKgxJso8 vOLFrnh38oQQGgnTuENbaCM6c19VuOhi9EA5COk4qbK01mquRflD9ZsVV4H/naeV13Gm zhar/HjTAkOUJZ1nP+ELRc7xJ5HRsJleBIE3L+EIX/71fl2aReRPCyOoZq31koVGb640 90rg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Lz8YxRxL+n0uPgTGjSYtrkrdbCPJiKgCbfIMjmqbGts=; fh=TYglSSngIzfirJ+UKTnuA3b/Au/EoK219X5LoYXxkSs=; b=Xuzx40VAqvdLYgetPBsJwA2MGfvBnVFVQBPl8MsqnY0MCk4J/V4YYNEc1JfDsqMvX5 U1Su2KGiX3xz/F7OdOIsf2pO+oubY9crK5G7GBaewZPvGhCYxHHJLG+vr3r/cjE27cU7 MdRQad5jaHeQRmpW24/MUnXSFG3GZm6cafgirXNraasvehl80kK5wQHOSXhZ/rXOgpmC wsYamZJEQ2cHlzhLOs5fmAfL3ohn2BOuXCyZxyZtoty5FloYtCUnAqEwS0NocV5yFYC9 q/+ykgPW0X9jp/CeQb9SqkdzqIpGaOwTcTTtWoWDjvbwvuV8vkMXoyo+CTuZlnbvmDPf Ca3A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RScFIsJ4; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887170; x=1735491970; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Lz8YxRxL+n0uPgTGjSYtrkrdbCPJiKgCbfIMjmqbGts=; b=mkuuJIck9eD9yHJ2eKyvTDlzSTnrw51Vd7YD8m/Z690jHcnQNhk/tKOrv0tycGK+W4 ZChLZ3i+Ry0XgNtrIHqDI+cOjACuoeVdbvEHyeylOXnvgl/0eGAvB4Ys37uCzoOid/zZ DvplaS28ZoJ8+pzip5u6OWy8QWO7BhmALSLag= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887170; x=1735491970; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Lz8YxRxL+n0uPgTGjSYtrkrdbCPJiKgCbfIMjmqbGts=; b=WRfJAmMT1okhI3ILlBQGHvVdvAHZEeNINsnzCMushE/Y2NtyLZ7C2OoOT4BER56+9a HcAjDuuFdXIjuPihEYXpZe5d5641dmlU4L5LTQaeiOicsFS4WkWtMqnzzzw5yToccKhJ QM25gvCpCdHtHAfpCS7IsEyTa5DRgjuYhCD/0K7nafwem3r7TQoXzHN/Snt8ofSq7xSN ofyFVAyTHo2ROh/62/wIiyvobisz1R00yZFlLei+7Ac9G/FxQV2f38H9tDwm0IdZN1eJ Ax051GXAV/GEtklDbx7AZPfElXumISs3PZyZST9a9MBV+UfUd1uZKYzrufztW2kYVrXL 8yBQ== X-Forwarded-Encrypted: i=2; AJvYcCVCaUxh4EJE1QVv3RauQ3xc090zTEpWhGwOREqWgSqzSX/zyJUOMscjh/aGmApk/KCPyvpdd3MosnsTi8Yd@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxzBMBMGcxaWg8LftsSbulCIbPZbSVI+FvO3Q2V08cdBZXMUX4H gVaS6tnOuX0oPE7pFSU68wnGNNWNMmQKpbp+uhSe/XaiZ9eSgDo3+relONA0oT3nwlmqJCuYjQ= = X-Google-Smtp-Source: AGHT+IEFMXQMZvDmPTCdHV9kAxvQtVEvQNEd/GuENfkpI9xvEuZvzWwMI8ALnzF4sk5ffQgBbllNFA== X-Received: by 2002:a05:6402:1d53:b0:5d0:bf5e:eb8 with SMTP id 4fb4d7f45d1cf-5d81de06611mr22831961a12.23.1734887170022; Sun, 22 Dec 2024 09:06:10 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:930a:0:b0:5d0:e7a4:9762 with SMTP id 4fb4d7f45d1cf-5d8025cb0a4ls831185a12.2.-pod-prod-05-eu; Sun, 22 Dec 2024 09:06:07 -0800 (PST) X-Received: by 2002:a05:6402:40c9:b0:5d1:1064:326a with SMTP id 4fb4d7f45d1cf-5d81ddbf672mr23180352a12.15.1734887166718; Sun, 22 Dec 2024 09:06:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887166; cv=none; d=google.com; s=arc-20240605; b=JVj+9nXOFuIUtL6hL5pd1PearQLuY4/kFI8awaGxW5DxPlmn9M8yI9HRAbqZIsclqC di1dJUgpoYvAfPAoiHrVA+yCWrgsL2e6AULr4dVyvLAkA7KrnBezFk12hhwPawbnDYNj 5WTXFK0Ty5F40bXYbr2Eb988Bt8Y7XgHo71gyOOigB+Ac0SKkRBq9/Xbq7mtDI3jGQJ5 WTICSTcJnna59WpH/vy76CPxfeK0WVWOQVHA1oxPvWgXb52R5BRHlLbs2NmvV5WNjawf sSJ3+53nffrQIQtjt0JRt2O5NL2r1qVXHIfO0A2bbcNwW/mioI9iM5ExKi798/izKPQ8 wASQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=D27zsP+xnLWGVrxLHgK+E6loU9nNNR60aUGojpIfAP0=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=iYHmOevYA5Ix0y/19yB+MGFSdmNUPKy/97fl1uJveyzsGTUDsGu4kWhKgchqB9gnpQ Z4gdGZXVP+cD0szjVN6iCI692vLDR44tsWJYe1wo1dDRgwZc55WXuuSgDPpoZsBTqvpu 5mUJt78ErVg+5u8CERTRkZ1m2Ylc53mj4yN/Fd33tZDjgOV3evAORuCuWeNzA33sEC+0 TaqZfa7y+GZBexey3SgipORtoZfDakoxnJa0hixbAu5wgkCBsuQAfIX7tr/X7QFmseqZ 9b1DbyiLcGRiOATJCrbp67nAp2pTGjkPtvWND0hiapT6Mwvw4mB8RWIkwAwNv2dhoVnv qi1A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RScFIsJ4; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e7f1329sor223651166b.4.2024.12.22.09.06.06 for (Google Transport Security); Sun, 22 Dec 2024 09:06:06 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctMelC2LLxVGbAelRqHSERHcGDiffOXz9X5PkNO/PEepXsc2fwZ7hxoYYbwf+a Qb3+FoGMDGftcAio2U6ZL5/rLfpcZI0fKj6TqDAopxA3g13yr+Tl/KLayysvZy5r+FY0cgUzj1G ZxWfSpSsAQB6Q+Dz9k15rkgZGDzm/qvfFgvrH50hqsiIdMcddya/NEXbOYNMnPop/+pKGKUffFH k/MnrLoRfibu2CWxTn2WdJFX2FcjCf/s4wBDgSZMtdrEJv4LlczxMo5/8/C0KzBKIU8heHKnqRJ nYvNpLd0kmUqfUoOybqHkeE8JLIJ7QgVeiofLNBp+15cyQ== X-Received: by 2002:a05:6402:348d:b0:5d4:55e:f99e with SMTP id 4fb4d7f45d1cf-5d81ddc09abmr22317161a12.18.1734887166231; Sun, 22 Dec 2024 09:06:06 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.06.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:06:05 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 16/18] dt-bindings: clock: imx8m-clock: support spread spectrum clocking Date: Sun, 22 Dec 2024 18:04:31 +0100 Message-ID: <20241222170534.3621453-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RScFIsJ4; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The addition of DT bindings for enabling and tuning spread spectrum clocking generation can be applied specifically to the PLLs. The "" value for the fsl,ssc-method property is specifically intended to specify a "no SSC" case, as in the example, when you don't want to configure spread spectrum for one of the PLLs, thus avoiding the use of a method that would only make sense if SSC were being set. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v6: - Improve the commit message - change minItems from 7 to 1 for all the ssc properties added - change maxItems from 10 to 4 for alle the ssc properties added - update the DTS example Changes in v4: - Drop "fsl,ssc-clocks" property. The other added properties now refer to the clock list. - Updated minItems and maxItems of - clocks - clock-names - fsl,ssc-modfreq-hz - fsl,ssc-modrate-percent - fsl,ssc-modmethod - Updated the dts examples Changes in v3: - Added in v3 - The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. .../bindings/clock/imx8m-clock.yaml | 38 +++++++++++++++++++ 1 file changed, 38 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index 05bc01960045..37cc6a6e89d4 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -43,6 +43,37 @@ properties: ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8m-clock.h for the full list of i.MX8M clock IDs. + fsl,ssc-modfreq-hz: + description: + The values of modulation frequency (Hz unit) for each clock + supporting spread spectrum (i. e. audio_pll1, audio_pll2, + dram_pll and video_pll). + minItems: 1 + maxItems: 4 + + fsl,ssc-modrate-percent: + description: + The percentage values of modulation rate for each clock + supporting spread spectrum (i. e. audio_pll1, audio_pll2, + dram_pll and video_pll). + minItems: 1 + maxItems: 4 + + fsl,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/non-unique-string-array + description: + The modulation techniques for each clock supporting spread + spectrum (i. e. audio_pll1, audio_pll2, dram_pll and + video_pll). + minItems: 1 + maxItems: 4 + items: + enum: + - "" + - down-spread + - up-spread + - center-spread + required: - compatible - reg @@ -76,6 +107,10 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + fsl,ssc-modfreq-hz: false + fsl,ssc-modrate-percent: false + fsl,ssc-modmethod: false + else: properties: clocks: @@ -124,6 +159,9 @@ examples: clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", "dram_pll", "video_pll"; + fsl,ssc-modfreq-hz = <6818>, <0>, <0>, <2419>; + fsl,ssc-modrate-percent = <3>, <0>, <0>, <7>; + fsl,ssc-modmethod = "down-spread", "", "", "center-spread"; }; - | From patchwork Sun Dec 22 17:04:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3737 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C1CC340CF6 for ; Sun, 22 Dec 2024 18:06:12 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d4e0ac28b2sf2724337a12.0 for ; Sun, 22 Dec 2024 09:06:12 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887172; cv=pass; d=google.com; s=arc-20240605; b=Zbf8n1IOW/rC9ApvL6IJf+UTkIpQx3xNu2NZ3Z2LqEguyTOIIvnV98cZElg7SPq5hp LojjMTII0vMHfcwYIuQON0878f/gFeNQQWBJ/sd4JaDHKVERdb5cWsCOAyKnj5dWoZrM MRmABjTrj0AKRyzLSEoTsg2wvYdFAyrELlFBv9XpGxT/c9xPl8EihBOE9FAp2NkTgFmF tBxlUmTSEy1qUbAPiFN7S7FnrauoD6l8Vu7/dYb3zr9W5Em1+g+Au6Xp2lHN3G5uL49i 6co6g7ywGlV9fwTgtz8GXUyyvAzypqiPyRrCn/8qGqgRwciBeZ8Dq8slB0hvcVeUzHmi EYWw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JbiwhAF3/n56OlzVNhdNkVLYvv0g08enKneulEVmg0Q=; fh=DlAl0Bnn5iIPHumW4420ByQpbmj3eQeXiqrItkxLwcM=; b=ZxYGmPWh4hwCblvOTlaTgeaxe7fav7VR2fHlwFcy/qJDEoUwSJXwJ7nBn6TiIk889o du+lG6BCtolU0r4+bwneYBoLZDmtwr9oZzf6/SzSOZ2J/GMZobjbxA2IAg8jM9PYINFr 0H4cDI3Xp9XbeTXL7MSRrRORTs6/gsbQ9/ggtHcirGL0rRf4UPtkaBrouWeWH0NbkBG/ TkiKpo0FU9rjWSeVvqOqpvd5hWiSfxKo6W4eZwLJsvKZHahOdaXexavMGm1spJCOSK+E oqgzAEXEsKEs7ycQv8UVNAMpcaoJ4fssGHJ1kOD1E4oQWjNWSesEFxud99Htd+Y9mVOt kPoQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UX+wPOR8; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887172; x=1735491972; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JbiwhAF3/n56OlzVNhdNkVLYvv0g08enKneulEVmg0Q=; b=JxL6nQlS0ZlILa9aJtP6XdK2Yl8rgXNpTa+nJkVdstrUwCWt/lBW3tNPEiJSdiY2RN mYQT3knL+Wh3XL+69qWuFko1Yo0zDH/7KMo9syhjTx87hMQEiiJzLsLhBOCVbYjYqN6a Eto9Dvyz25iWttE+pNzbvbqfKV4O38FUikaMk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887172; x=1735491972; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=JbiwhAF3/n56OlzVNhdNkVLYvv0g08enKneulEVmg0Q=; b=lfuUGsqxSE2zHL9pzP3qvYnX8o65qa345t8UqJpk9GubKPacxGzANR0CqUs/+DfTQd i7kYPgtNDbT1wPrQq4l74Oy+Wgb7EsncL5Hj/EgmQBLlmp2Ie3Woy69je6d4wQsOMgZX mwjEitKdwVcE5HhYHSIfG+2JU7uOruEooTjb9Ia3VilXz788cmdGUph26/9dLFVkAfaj OJ0ytIWzDgucnu/07+od7tCyylcJQYlj7evbA1a2MNo7vl6aqEVs6j5wTNZGigwwnP6x IxPKrC95OAlW+hK6VZ+tKdg8bFWvLwlfjGm+MYe4HXnF+kjuO//528ytFdH0L8T7AGsM 8rhw== X-Forwarded-Encrypted: i=2; AJvYcCWTB8OduzIzluQlQIWybqB2BH9lmsYMcx/gaLKtAAQcTfd3YzFKimAeHwtDhzt2jAUSeQd9yfFbxandONdv@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yzx7gG88b9x4tHFGR2usItlOrB2qy+7zZ9yg6vnSDBDglKwpL6x hlTZ10oClacydvRKmIXagRNZys7wvsca0WI21ueGVpW6c5BPj8dvxk8xIVCHt3gLEw== X-Google-Smtp-Source: AGHT+IE9SgbSHLDmYwTxPSgqKQmCMGBr2PjvnnSX/uGMqvquqpV1hjVujqczfiX1Pop7ud+K9suW/A== X-Received: by 2002:a05:6402:26ca:b0:5d1:f009:925f with SMTP id 4fb4d7f45d1cf-5d81ddacb7fmr8190514a12.15.1734887172434; Sun, 22 Dec 2024 09:06:12 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:931b:0:b0:5d0:bf73:1c41 with SMTP id 4fb4d7f45d1cf-5d8025c9ddels172659a12.2.-pod-prod-02-eu; Sun, 22 Dec 2024 09:06:11 -0800 (PST) X-Received: by 2002:a17:907:944d:b0:aa6:c266:97cc with SMTP id a640c23a62f3a-aac2ad8e1c2mr798337666b.23.1734887170646; Sun, 22 Dec 2024 09:06:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887170; cv=none; d=google.com; s=arc-20240605; b=aDRBjJxgdoKxWL7MPXIi+/12LJ1b8YdRim8tNbCS2vACWYyvQ20QSpBODZRevhnx3K MDJ8obqGpnh7A6G1nxAQ0avg07zCOuTaMQt4uq2EB3ZNSLxQ9o0gswIywzhI1lOvHOSm fBeoKW+IDDkHSIBfpzR0Wku4tgQzkTkSOTIZK7E7idscJEoG4qD7uYeLu7TmjxJtm2DH /lqftOyxy/5lKBjUUVtcXE53iFlozTegFKyWRSjOrbubVTuZaZ+w2RPoZFBw1mxajrrp 9KlJtYFnOYnowMZ/csPJvORdpNc3g0yE5XNj4cEPVkLoad0hndCm9Mf6K4ChOkCHQPSN OZLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=nqIvltahhRDuJ7U9kepGituOp6saQuOpjRV8BXhF69I=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=Wi1oPBzEguTU/ZYNRP50UqsY7mZO6nVllhM5lAY8XvVZzkD1QEw8VDro9KeSYdtojc NS6X/9VntjfwFsYU/zFRuGiF6A7giUb4Zl/Kj542cQW+BOZ4PX9JQ/oRIy4LaQIqXvO7 piB+a7bWJZ/8gWMel9pafjW8RmJR6sdlW/btypalV8lL2yYOOtUg85Ja/Ca2fgoDiOMu hMpmvMbSxKeT+yK4FpV8oEFZZX4UYOcEdhsMiDLxgixU23svh0gNS6/VjPRx2DEZXirg Ff4QWQbMOOr3QbHcVZ5eKXjkSsnRe6UeN6QQOBK7+1lS1UCvuXIT9w5gNqAJEFYOd6EJ U7xQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UX+wPOR8; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eb3f514sor241090566b.11.2024.12.22.09.06.10 for (Google Transport Security); Sun, 22 Dec 2024 09:06:10 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvJeNK7c1F/oW829uMcQ9jJEX62UCJO02BGjTmLwAWLkPCQuwJETgtVjbNd2yF 3yoc/Qbdd7emUnrpkE4mv77ZFLstj7Yg0tJGTJSeQ6KoFu0iWlXSrIBruw2LrratoiHgTQuwS5A lVHC60+9Hu1IZp40uGsXbYoFnd9uFpsHeNaqc4JsZxAYwQIWDnrQjFClIilpuAa4cEtuwmrkKnZ lfCLOGegTArT75tfTPPRjahsvY/FRM6eX753KRJ52oTrUS207PwQ9PkP9G3s+1y2Jw3UI/RD9Y/ 5KNAI6TmdheeApe2PfzpppYFtrKQmSsd0HuH6TPx2EMM1Q== X-Received: by 2002:a17:907:7e8c:b0:aac:2128:c89e with SMTP id a640c23a62f3a-aac334f31fbmr1056581066b.43.1734887170206; Sun, 22 Dec 2024 09:06:10 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.06.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:06:09 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 17/18] clk: imx: pll14xx: support spread spectrum clock generation Date: Sun, 22 Dec 2024 18:04:32 +0100 Message-ID: <20241222170534.3621453-18-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UX+wPOR8; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock (SSC) generation to the pll14xxx driver. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- Changes in v6: - Update the code based on the changes made to the DT bindings drivers/clk/imx/clk-pll14xx.c | 134 ++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 16 ++++ 2 files changed, 150 insertions(+) diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c index d63564dbb12c..c20f1ade9dff 100644 --- a/drivers/clk/imx/clk-pll14xx.c +++ b/drivers/clk/imx/clk-pll14xx.c @@ -20,6 +20,8 @@ #define GNRL_CTL 0x0 #define DIV_CTL0 0x4 #define DIV_CTL1 0x8 +#define SSCG_CTRL 0xc + #define LOCK_STATUS BIT(31) #define LOCK_SEL_MASK BIT(29) #define CLKE_MASK BIT(11) @@ -31,6 +33,10 @@ #define KDIV_MASK GENMASK(15, 0) #define KDIV_MIN SHRT_MIN #define KDIV_MAX SHRT_MAX +#define SSCG_ENABLE BIT(31) +#define MFREQ_CTL_MASK GENMASK(19, 12) +#define MRAT_CTL_MASK GENMASK(9, 4) +#define SEL_PF_MASK GENMASK(1, 0) #define LOCK_TIMEOUT_US 10000 @@ -40,6 +46,8 @@ struct clk_pll14xx { enum imx_pll14xx_type type; const struct imx_pll14xx_rate_table *rate_table; int rate_count; + bool ssc_enable; + struct imx_pll14xx_ssc ssc_conf; }; #define to_clk_pll14xx(_hw) container_of(_hw, struct clk_pll14xx, hw) @@ -347,6 +355,27 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate, return 0; } +static void clk_pll1443x_enable_ssc(struct clk_hw *hw, unsigned long parent_rate, + unsigned int pdiv, unsigned int mdiv) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + struct imx_pll14xx_ssc *conf = &pll->ssc_conf; + u32 sscg_ctrl, mfr, mrr; + + sscg_ctrl = readl_relaxed(pll->base + SSCG_CTRL); + sscg_ctrl &= + ~(SSCG_ENABLE | MFREQ_CTL_MASK | MRAT_CTL_MASK | SEL_PF_MASK); + + mfr = parent_rate / (conf->mod_freq * pdiv * (1 << 5)); + mrr = (conf->mod_rate * mdiv * (1 << 6)) / (100 * mfr); + + sscg_ctrl |= SSCG_ENABLE | FIELD_PREP(MFREQ_CTL_MASK, mfr) | + FIELD_PREP(MRAT_CTL_MASK, mrr) | + FIELD_PREP(SEL_PF_MASK, conf->mod_type); + + writel_relaxed(sscg_ctrl, pll->base + SSCG_CTRL); +} + static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, unsigned long prate) { @@ -368,6 +397,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, writel_relaxed(FIELD_PREP(KDIV_MASK, rate.kdiv), pll->base + DIV_CTL1); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -408,6 +440,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, gnrl_ctl &= ~BYPASS_MASK; writel_relaxed(gnrl_ctl, pll->base + GNRL_CTL); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -542,3 +577,102 @@ struct clk_hw *imx_dev_clk_hw_pll14xx(struct device *dev, const char *name, return hw; } EXPORT_SYMBOL_GPL(imx_dev_clk_hw_pll14xx); + +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + + pll->ssc_enable = true; + memcpy(&pll->ssc_conf, conf, sizeof(pll->ssc_conf)); +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_enable_ssc); + +static int clk_pll14xx_ssc_mod_type(const char *name, + enum imx_pll14xx_ssc_mod_type *mod_type) +{ + int i; + struct { + const char *name; + enum imx_pll14xx_ssc_mod_type id; + } mod_types[] = { + { .name = "down-spread", .id = IMX_PLL14XX_SSC_DOWN_SPREAD }, + { .name = "up-spread", .id = IMX_PLL14XX_SSC_UP_SPREAD }, + { .name = "center-spread", .id = IMX_PLL14XX_SSC_CENTER_SPREAD } + }; + + for (i = 0; i < ARRAY_SIZE(mod_types); i++) { + if (!strcmp(name, mod_types[i].name)) { + *mod_type = mod_types[i].id; + return 0; + } + } + + return -EINVAL; +} + +static int clk_pll14xx_ssc_index(const char *pll_name) +{ + static const char *const pll_names[] = { + "audio_pll1", + "audio_pll2", + "dram_pll", + "video_pll" + }; + int i; + + for (i = 0; i < ARRAY_SIZE(pll_names); i++) { + if (!strcmp(pll_names[i], pll_name)) + return i; + } + + return -ENODEV; +} + +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf) +{ + int index, ret; + const char *s; + + if (!conf) + return -EINVAL; + + index = clk_pll14xx_ssc_index(pll_name); + if (index < 0) + return index; + + ret = of_property_read_u32_index(np, "fsl,ssc-modfreq-hz", index, + &conf->mod_freq); + if (ret) + return ret; + + ret = of_property_read_u32_index(np, "fsl,ssc-modrate-percent", index, + &conf->mod_rate); + if (ret) { + pr_err("missing fsl,ssc-modrate-percent property for %pOFn\n", + np); + return ret; + } + + ret = of_property_read_string_index(np, "fsl,ssc-modmethod", index, &s); + if (ret) { + pr_err("failed to get fsl,ssc-modmethod property for %pOFn\n", + np); + return ret; + } + + if (strlen(s) == 0) + return -ENODEV; + + ret = clk_pll14xx_ssc_mod_type(s, &conf->mod_type); + if (ret) { + pr_err("wrong fsl,ssc-modmethod property for %pOFn\n", np); + return ret; + } + + pr_debug("%s: SSC %s settings: mod_freq: %d, mod_rate: %d: mod_method: %s [%d]\n", + __func__, pll_name, conf->mod_freq, conf->mod_rate, s, conf->mod_type); + + return 0; +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_ssc_parse_dt); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 52055fda3058..edd28b78b115 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -69,6 +69,18 @@ struct imx_pll14xx_clk { int flags; }; +enum imx_pll14xx_ssc_mod_type { + IMX_PLL14XX_SSC_DOWN_SPREAD, + IMX_PLL14XX_SSC_UP_SPREAD, + IMX_PLL14XX_SSC_CENTER_SPREAD, +}; + +struct imx_pll14xx_ssc { + unsigned int mod_freq; + unsigned int mod_rate; + enum imx_pll14xx_ssc_mod_type mod_type; +}; + extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; @@ -494,4 +506,8 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, struct clk_hw *imx8m_anatop_get_clk_hw(int id); #endif +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf); +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf); + #endif From patchwork Sun Dec 22 17:04:33 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3738 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2F5AB40CF6 for ; Sun, 22 Dec 2024 18:06:14 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d3eceb9fe8sf3093951a12.3 for ; Sun, 22 Dec 2024 09:06:14 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1734887174; cv=pass; d=google.com; s=arc-20240605; b=ZBOxkm3l5nYrlRV1KtXWkQ02lCQCy7RrBNodcJpI5NOvGWKz59lKiSsBJsu1SSlylJ ttFo0S9ePfk1sg0NXpldmGMCIRiFVOz1GdWesH9OJOGkXOCVjgBpaE1Mn5OLiMT8fX/6 Pf0kZjNZ/4diDbpKvWQ/MTnTZvkO1W6Cgm1psC6CP3qAUReQMo2ZYjOKu2vvW6bUXWG7 qm8exp8fHcxR78Stw+sDRnNfJ8nDbaf8bOjg8ATPMl5wUGFBuNSkdb6fbJDFUFnDGWJ3 46M5iVfrUz47TcjLn7IP+L0lxQtbZbqkVwyV+oqoJuzK5zuQgeaha5DWAo/vZT1JFNEa 7e9A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=YIllufkcZkVGoUuzfoR5vl5TO1J1SEVwiNc1mJR3ZqY=; fh=o4ir9JH8dV1jzOwT3m9G9alQnN4diNpulvdRA8lA2X0=; b=XlSP+8AxoVMA0SaWPuUFBCN2kWLBbUjzVlVJylb8XFcZeHvO7MrF0hS6PBeI734tYw zT8FkqStOOMCC78ZKwOLbn/D868ske2G+0TtgaKd8NdYV5g02pHw/uAW1+UM/eC+Ek9a MPHDSKV13SKrhan2x1wmwCypp1se7pcOm2Hp0B9nSD8eQgQG1Z2nBusjpyUXPHSi7j5n 1MwDHfA9v4pTcAQqMv57eO+cQzOZ33hAxt/s+tGBSA0KYVZF/E1+sx2pg7mqd3d4hqOG r48yxcf0xsYHAx3A5EVSuRISGg85dZup3zSd9TBr/efnvQhgh7IAwaTtwfQPDxT+VEaB xe+g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=X3lFSaHK; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1734887174; x=1735491974; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=YIllufkcZkVGoUuzfoR5vl5TO1J1SEVwiNc1mJR3ZqY=; b=dZqaNPUX8aa1HhRyI0s8zKhHS7vO6XmfnQ2V8EiFYAkULrEl7YIFqNel08HY46I02C 8T7JqsdME0cC57qsyjhSBkKnRdO+ADJKs4DxAbVYAqYQaqf3Pql4TczykEc+MBv91Hvy P7d6T+6tl8ANzeLI6p+yhuBC7TF1d2ZBcWF/A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1734887174; x=1735491974; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YIllufkcZkVGoUuzfoR5vl5TO1J1SEVwiNc1mJR3ZqY=; b=PMHvx7YMgMSDudzVhEPd8PVlHVkXQene3nTgoViT2qfrNulZfhNwN8oviMoba1v/Iw wolP0mA4vl/8/NULUGHZOdEYXiBKduYCFhgJB+vCNU44UbDjxcTpNFHmz0glVGfcdKzK 1TV5k7pyhYTLBGmUHbIVpMaPxf6v5fNE1iZXeM0xo82KCu6jSmbuhr2qdfvZgMPBiWS0 yIldSJy6Dg/U8z3VSdVpzGllt8Qz+MJ7Jh9mUYPM1QNOiyzxG0XvmptmRSfBoHv/fpZd CrEHrk+O+0zGq0cUys9IIEZEdYd/VFA+iYz1hBSTab2CwzROAfGHY4TbA76a8S0SfXjl LuDA== X-Forwarded-Encrypted: i=2; AJvYcCXDHkhhDEbdmGEO3hoPPFbWrHeUm8Fsvjb+b+bJL7sowoZW9D1I0he4hbbm1SQ8898e2mZDBlaIE+V34/UG@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxOrLh9Mw3S1EKo7HW7ysmt90XQATuOsl6RJPTbygepondJf+OF hkVFKsO5uD2TsxusF8veEV6X4pLNfEalrdtA/F9IvWsll2NnNmuF2zyOIQHd240AZw== X-Google-Smtp-Source: AGHT+IFd3v145WCEnOBISF5c6nJRVzKUmW8atzXHXPBH5QNlHNNAzLXn53nT23jWQ/SdXrU3sJUyRw== X-Received: by 2002:a05:6402:26cf:b0:5d2:7199:ad4 with SMTP id 4fb4d7f45d1cf-5d81dd83e33mr7687907a12.6.1734887173802; Sun, 22 Dec 2024 09:06:13 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9e66:0:b0:5d0:d5d6:eb6e with SMTP id 4fb4d7f45d1cf-5d8025a6c67ls18838a12.1.-pod-prod-07-eu; Sun, 22 Dec 2024 09:06:12 -0800 (PST) X-Received: by 2002:a17:906:4fce:b0:aab:73c5:836 with SMTP id a640c23a62f3a-aac334c3d70mr1061989866b.32.1734887172104; Sun, 22 Dec 2024 09:06:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1734887172; cv=none; d=google.com; s=arc-20240605; b=IWkal+MonFk4mneMe9OxxOOiltuLR627Xuw8HPoSogtCnnCTC1Dsl1hvH5JYu9ClV0 3BSC3vVPjeyJ4iy3xxFb+kkgvSrR/B0+uNNQihjcmhKuXrHgx5iFxWIQeyVPc3kSAhMg y/O1NLOodCuHQsJkH9LUaB9Zy9rdMGMStly5Xj8/hSapQey7XQ4QYqIPYzbHGNzciIk3 LVA8qsOxk4axe6fzYeNbl6v5rlAYQRwlYxk/B6vMKnRX3QGMQlAnxuL20Vv+MpKdEfB+ 73g9uc4Cjo42sdU84oob8uJGfpMr4O5ROYYvCiwTubug2J2lhBz8JcKSpqqoAFRtnG2U Zw7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=OmS2q4PEwUxAZm6SKuFHBNxLEZy5O27yTgc+4SIr6m4=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=L942kIBIY2AR6a0seEtEEsfH1x3OLwzBGMTKEIN1bVGAg3soyFJ7Q5bj3JkY1INGvI QLreTZtZw4NwUS4vN2K/kzCpXRpaEeVCiKbX3Tny9mEx9G/lfV2LSSfZTQkCqGCqYu2Y 3BlRrDL35hgl51Ec4nGX5lXy/SoKTPen321UwLbxIAQXr+gifL4OyaetukvmE8FVbutI 6qIvo/dxLmd4YDmWFBrVmv075K9G6yMOUoLl2TdblNx1otlW+IC3uO6T9d/jT56G+kV4 6ZVHoxINzwy+KpbvNbiTszfR83T3kcFd5PZf4bWoj6ScW2rvwkFzGF8zzoEWjortc0wO 9t+g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=X3lFSaHK; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e841771sor243494566b.7.2024.12.22.09.06.12 for (Google Transport Security); Sun, 22 Dec 2024 09:06:12 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsPUvQGXOr263LzvABRiZKbb0XaOmwaGX7PXD0B3/q/oKCtjkwqvG93Cm6wy2y Dcj0mF6LQwkVdSvGAXtAUE6pgx8Q+ejPur/Z9E98PMqSGXYgmOvEDx3I6Y8PGiHw6jsgVtw2IF0 pv9FDJoM1kGLfBZW3LS/03lYGjb4ItwWVtYKgpnK8ALXYG3as5wJQEmojVVyZCtGr6mHNf3w7f9 pnmD26wuuJiClhfWri3tNdiBvJXhbafmDYNYeeN5zc2pk2C8jFUIFbqaOS0H9XM4dLfkoHcAzNm fyCDyMrbef22JOJRGk5efHYO0atn+k/Lklfi2+owBzCtOQ== X-Received: by 2002:a17:907:9621:b0:aab:f8e8:53b9 with SMTP id a640c23a62f3a-aac345f427dmr975282166b.58.1734887171608; Sun, 22 Dec 2024 09:06:11 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.41.87]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0efe48d6sm414056566b.127.2024.12.22.09.06.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Dec 2024 09:06:11 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v6 18/18] clk: imx8mn: support spread spectrum clock generation Date: Sun, 22 Dec 2024 18:04:33 +0100 Message-ID: <20241222170534.3621453-19-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> References: <20241222170534.3621453-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=X3lFSaHK; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi --- Changes in v6: - Merge patches: 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop to 05/20 dt-bindings: clock: imx8m-anatop: define clocks/clock-names now renamed 05/18 dt-bindings: clock: imx8m-anatop: add oscillators and PLLs - Split the patch 15/20 dt-bindings-clock-imx8m-clock-support-spread-spectru.patch into 12/18 dt-bindings: clock: imx8m-clock: add PLLs 16/18 dt-bindings: clock: imx8m-clock: support spread spectrum clocking Changes in v5: - Fix compilation errors. - Separate driver code from dt-bindings Changes in v4: - Add dt-bindings for anatop - Add anatop driver - Drop fsl,ssc-clocks from spread spectrum dt-bindings Changes in v3: - Patches 1/8 has been added in version 3. The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. - Patches {3,5}/8 have been added in version 3. - Patches {4,6,8}/8 use ccm device node instead of the anatop one. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. drivers/clk/imx/clk-imx8mn.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 588cebce6c9d..c61368e724f7 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -306,6 +306,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) struct device *dev = &pdev->dev; struct device_node *np = dev->of_node; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int ret; base = devm_platform_ioremap_resource(pdev, 0); @@ -338,9 +339,21 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_SYS_PLL3_REF_SEL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_SYS_PLL3_REF_SEL); hws[IMX8MN_AUDIO_PLL1] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL1], &ssc_conf); + hws[IMX8MN_AUDIO_PLL2] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_AUDIO_PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL2], &ssc_conf); + hws[IMX8MN_VIDEO_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_VIDEO_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_VIDEO_PLL], &ssc_conf); + hws[IMX8MN_DRAM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_DRAM_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_DRAM_PLL], &ssc_conf); + hws[IMX8MN_GPU_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_GPU_PLL); hws[IMX8MN_M7_ALT_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_M7_ALT_PLL); hws[IMX8MN_ARM_PLL] = imx8m_anatop_get_clk_hw(IMX8MN_ANATOP_ARM_PLL);