From patchwork Fri Dec 27 16:56:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3740 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5591743434 for ; Fri, 27 Dec 2024 17:57:28 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3f4cbbbbcsf7431565a12.1 for ; Fri, 27 Dec 2024 08:57:28 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318648; cv=pass; d=google.com; s=arc-20240605; b=lZqBTEBqyltFzQUfOQUy7mauF6wJdqhcgvBTfkzDDp+dqPpfmTNnuogf6FB9F/L0/n rKVdCDxDEhKui5MFFBt9I6rp63qtcs6TRys0V1VInv9PhbSfZvHUIiUjSd++r8c5+HZ/ g1NdpghDKtO8pH1V2DzzdSEyLx649tS8Iqlgkp0s/DK8BB+dRHDNq1viAV1LTU8cvpdD Yz1sVImBMaMEHhfZ6oaDzfQDBRFGU35OSOsTjDb8GRYQqUQT7sOzKeJx31iQIPBJ2eiW 96C/J/8KfELnXAUjSxIZDnUIMFDcOXVH2/DuOdbHjnGwrZxysQUyAi+s0YRdK9V9e0X9 4ITw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=GVGMON8ZXlb8f2P01bijsfyAUOkDZNjQ94ajDxszB8w=; fh=tg6IgTQP0MUvj4jswQHTfNQX3w/vpFVNN+Ch93P0ao4=; b=eYc3T+f/HCTkZG86qI8QCGKk1R46oe7HtzcC+AuNdzxD/UexUqE6IGx9ny0WRcWQ1w iAGwkoV8XfvI/B/gtvhvkqjqrzzd1aeeHB3AnYR8/h3THNzd3nIdtyaXLDvxYRN2EsGI 0Ne/zw3vah0jp8fU3inFpGBH/YpmuU3HdxxSpcEThLj6E0FXngkgPLD8JnBNXX/YA6Tu PuDeQgyiK0hudiO2ozgEYAkDSvlHReQji+ayiz66IAcw2iEnt/vvFqh4Q2adlmUVrj1V CrSbmAiZJ9766bb0c9lIB5fjPzEEeTwg8hyx4+hdGVEo8Xn8y1AvrR7FXBbyRepL8oqO 9vlQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=POEwDYod; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318648; x=1735923448; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=GVGMON8ZXlb8f2P01bijsfyAUOkDZNjQ94ajDxszB8w=; b=D1MZEcWvrUJFHRmY5jvSMkxTtFXEc6vuk5NQEK5hV5aC/OZG0ki3aRs1Ux+RivRVAX 7AeuTHx83RB8itVLPHpbAupDGAdSus3TMBNIzEq3VaXGiDouJWhOVRKjv4Ij+DkPKXQb G1FT1JK+TQcLD0/QKVQGkseljiGrG2NJyMyFQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318648; x=1735923448; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=GVGMON8ZXlb8f2P01bijsfyAUOkDZNjQ94ajDxszB8w=; b=J4GSXH0ULKuQB81waA/sA4zMyK2UB/17KT/8Ftez8UBqSqXV5zEcRu2nsSdTojtQCz cpDSSmI/liIBRhsr4vieekYzX2yle02cI0jDkl98UTEO3wFZqbKSpEohvH1rrkQlk10O vs4zLZICU5qY/dOSlSeSluxzBzBi1gnb6QIsCEURPc2k3QgfTP9SmdADKyLfnnwcWGwM bS3lNIOXLcQc46CgBRk3CuZtkzS6rDJSJm2BLLaY8LPcyrbXjSi/O7CyUg21febe6Y/s 4E+15jVDIEhjgHpq5cjmsDqVVOc5lkvr4XN2kUUC5WBst93C3Ey5uaangERm/lPlkBnJ A7Tg== X-Forwarded-Encrypted: i=2; AJvYcCWSb+kzs5siLyeuEIaBhctBLoacNygF8yRIssIAZ6TNJHGU3aZG8j+7/h8RLHjcCrLDVVkLJ5n/t6nuPEn0@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxLfHCfBqjtOd8Ycaf6evhmi0kOCKGN+vgNA6EEQtfwUYwiL44w z48LlCYPnGDS+OLVQQmULJFFURoCJ4tRC9b0I+I/mQVH44fYrTbAa9+u6eFDtRcGRQ== X-Google-Smtp-Source: AGHT+IHtuTEW+X/ygobvkjqfwNavXKgsE8QKupFfqUmhxTTlWQzYGUSyhUoVkwiJNx2Qb7UnloI3VQ== X-Received: by 2002:a05:6402:401b:b0:5cf:420a:9 with SMTP id 4fb4d7f45d1cf-5d81dd83eebmr24510106a12.5.1735318647881; Fri, 27 Dec 2024 08:57:27 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:e8c:b0:5d0:d5d6:eb6e with SMTP id 4fb4d7f45d1cf-5d8a8753d50ls299232a12.1.-pod-prod-07-eu; Fri, 27 Dec 2024 08:57:26 -0800 (PST) X-Received: by 2002:a17:907:8dc8:b0:aae:c159:9e10 with SMTP id a640c23a62f3a-aaec159a0a9mr1507436866b.42.1735318645901; Fri, 27 Dec 2024 08:57:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318645; cv=none; d=google.com; s=arc-20240605; b=FyKT01CtLvK+VEZTUPlCgD8vXXfzjTiyFkJFk+CGGSxxAH3VgNhullos99Ik9iqtiP sZV7CHxgskPNe5PFVH5wspSkYBPi1IosCGyZ7aTvsWkff2yGpZZH2AhmYnoEa5JP7npj aYTWzXxUC43z+T/sg+IsH1WiRHgysS8vCewVIRHSZ6x5sryfdQAHJy/zhO+njHXYCxWY RnYlwvjCbj+cSoAi43sw7jLrthvx6b9K537v5NI3+j4d1ZFJ5Vdrfwug4metdporBDkx LzcTI62N+JY5JLwoFlewIDI39tNaJOcVEoyUyAx7Lx5Fa22T2Qhv4OXqKbi3L/MtiWy1 N8Mg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=0D3K2ln9Lb+MNQxN4twGUjq+Zn0uEKE9IsRwsBI/jVw=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=eauKudfPQvksK4yogzuMFTNIBD4E/q9Hw1qFB0BwN7RDMRQyq1I5CrmB377liIJuCH eGyoiUm7Tzk0hOEAqGoxgzTuoQBoN3KCzM8etrWwB74P+16XHC59QUChc1/IlQrTwvEC aPiGCxv4uIjtNRmHX43ICZxGtcxKX+4viZKwqnG2P2hITdCg+7UA4e+SubWfA5aS/BR7 JEiJB9hXjbAArC0uSXf3DamF9ozwOEOXgzZoOIcXLRQuDy05+cwzkPXXao/mPTDbCQXs XDmcJvAkugR+Rx25oKEHur5hUisG5BicFNKmROHgYNCbiC3ojfGD/q6DPyk9k8gqzGhS tfGA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=POEwDYod; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef83f62sor583764966b.16.2024.12.27.08.57.25 for (Google Transport Security); Fri, 27 Dec 2024 08:57:25 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuHTXZgL9g04Y060jE7GruTNtSdrfUKIPmpf2AbB+SRDL7Fji/71dL2yO0pNOa OBEVC3wS2D5aIyiocbagAL7f3Re4aY75K158lOW/0TLbK8TEIdOHiH87WKfvADcycPRVFzPkxcq uN2v+YHqBIfE92WP80E55cocY9SWwonhN55ud/7VDLlXE9sW1Qpiv8iuhJI5bmCTipHy6MKh1WK +9jNtcOzL76w9ttT7EvwWjdrLnJjO27kYN4fjCrsBsoY/PerVE5aPHZdOcw/mNfITjG9iGGPdYZ 7KM8lYLKB1eVMDyWj6QU7g== X-Received: by 2002:a17:906:c106:b0:aa6:7cae:db98 with SMTP id a640c23a62f3a-aac2d447333mr2312573666b.10.1735318645446; Fri, 27 Dec 2024 08:57:25 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:24 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 01/23] dt-bindings: clock: imx8mm: add VIDEO_PLL clocks Date: Fri, 27 Dec 2024 17:56:04 +0100 Message-ID: <20241227165719.3902388-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=POEwDYod; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MM_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MM_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mm-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 1f768b2eeb1a..102d8a6cdb55 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -16,7 +16,8 @@ #define IMX8MM_CLK_EXT4 7 #define IMX8MM_AUDIO_PLL1_REF_SEL 8 #define IMX8MM_AUDIO_PLL2_REF_SEL 9 -#define IMX8MM_VIDEO_PLL1_REF_SEL 10 +#define IMX8MM_VIDEO_PLL_REF_SEL 10 +#define IMX8MM_VIDEO_PLL1_REF_SEL IMX8MM_VIDEO_PLL_REF_SEL #define IMX8MM_DRAM_PLL_REF_SEL 11 #define IMX8MM_GPU_PLL_REF_SEL 12 #define IMX8MM_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MM_SYS_PLL3_REF_SEL 17 #define IMX8MM_AUDIO_PLL1 18 #define IMX8MM_AUDIO_PLL2 19 -#define IMX8MM_VIDEO_PLL1 20 +#define IMX8MM_VIDEO_PLL 20 +#define IMX8MM_VIDEO_PLL1 IMX8MM_VIDEO_PLL #define IMX8MM_DRAM_PLL 21 #define IMX8MM_GPU_PLL 22 #define IMX8MM_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MM_SYS_PLL3 27 #define IMX8MM_AUDIO_PLL1_BYPASS 28 #define IMX8MM_AUDIO_PLL2_BYPASS 29 -#define IMX8MM_VIDEO_PLL1_BYPASS 30 +#define IMX8MM_VIDEO_PLL_BYPASS 30 +#define IMX8MM_VIDEO_PLL1_BYPASS IMX8MM_VIDEO_PLL_BYPASS #define IMX8MM_DRAM_PLL_BYPASS 31 #define IMX8MM_GPU_PLL_BYPASS 32 #define IMX8MM_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MM_SYS_PLL3_BYPASS 37 #define IMX8MM_AUDIO_PLL1_OUT 38 #define IMX8MM_AUDIO_PLL2_OUT 39 -#define IMX8MM_VIDEO_PLL1_OUT 40 +#define IMX8MM_VIDEO_PLL_OUT 40 +#define IMX8MM_VIDEO_PLL1_OUT IMX8MM_VIDEO_PLL_OUT #define IMX8MM_DRAM_PLL_OUT 41 #define IMX8MM_GPU_PLL_OUT 42 #define IMX8MM_VPU_PLL_OUT 43 From patchwork Fri Dec 27 16:56:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3741 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CB39A43434 for ; Fri, 27 Dec 2024 17:57:30 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa6a1595fdasf92665066b.0 for ; Fri, 27 Dec 2024 08:57:30 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318650; cv=pass; d=google.com; s=arc-20240605; b=N5nOY1z7EROYC8sJ0PR7jSm7E84L7s+lQBf7al3tLL9L6EiK9Qmfk89M2n3Che1gH/ ToO4xDYgFTolLyUjAKucxkGKz17wnvkMgSoTLTi7GSOFeRjqtZyPLo4Ufi0nR8HdgZIA svm6Vsa6YDAF0ZpFvkCNxve26M2otbSSV3MYl48m93dllWIeF1OyCzPQD4mOhej90C5c 3p1ZhinRtp/M3gzzi/PB0QrwhlvNhwHO3G+HUUVZubDBb7PlX28GpFW8c9bzZqvq0XQ2 MxOTOjNE0NL4MeBXhp1qclQL21q5ZYMl9SC0j2DQ9JIzRY9h5PqhFoWBbL9q8vWmqhNx +PpQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=/etCWNrqxVHd6avwLMtcibf3r5utzgFBS6nh1iYbX0Y=; fh=YFJgqXB4EL3YGT9iH3eJIG/z+jm2hbvauiojSm4vfKQ=; b=TtGdtsreEWVzkYngGZQN7HfaafJAQSoxFwQzPMkb8gfjLuFo/vXB93NgZt2gW/4i2z 3+kOnEilS8lbRi6OVJqXeCaArNfSU2uQskImxKJN0riJJW60nd6ti4k88A1+tgeoB64/ nPO9IJcROMJHPJWZ+w0tax4ysqEHQW2R+DHUx85DJk2B4f1vHqnvE/klPeGeTdCRURdq KTyyEVJ+EAdMhNjImQs+BmuuC0dqw6HRaRvVRoN4oqjgv4wxoUghw4yK/eMK/MOJD9gF 5LpdMvXJbsQJWfypoiVsEdDSpaOWqN3Pu4XYoZdajaBi89zGiJrcdMgI/ofb/zHQd5bH Ej+Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kI5ZXuqe; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318650; x=1735923450; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=/etCWNrqxVHd6avwLMtcibf3r5utzgFBS6nh1iYbX0Y=; b=gLkjFI0jvR07Fi9mCav1fTjZAbpiecypPR1qjw3ANOkd7ShrwxJHPgijJpplLcLcEX IjBY3sG38UCOz09oEUSx/vYF8ZHNPVAXGygDeS260SBiPvtObF49gQ1NdDn/ylmypJ7A 5dj8KeMI80FCvXE2j4eaxPWed+oLd43WKmiJU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318650; x=1735923450; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=/etCWNrqxVHd6avwLMtcibf3r5utzgFBS6nh1iYbX0Y=; b=PEmfhWcJwzwvFaCrhhNFeiaofS1EU+KsulYcqgm8cYn2OOb6rf8SWt8+mJtPzKZBFY lpPUBIyetL8O2V+cS/WVtMR+Ww9CQdIZTVC4EEiwl97HlJ3G3a0US3NclbYWS0tLp/NU j/zUX+yTW3U8AL61VmOlXCLrK9u0fEYG4ivXor5WHdgZcbE1zC7SEwl+p6175lKQ87de KIf7hNBchsjMmUagwFLtcIfelkF5DBRdbwfQCH21iIgCx5j8Oz9rMtlkeQQoq1ETMzkZ mfXI9zhAnrHDzAPi221mvBGvyBFSOJMiUT9xRugf4r9B5FnqVrXcCm/zVFQbmqWGA6Yd YXvw== X-Forwarded-Encrypted: i=2; AJvYcCVsrm7ADo2mSY/6z8v8S0/GfzMG0unHFJtapGawoZ+3gTomfLuvF0YHm8wtyjWr4D51xWqqybRX6jC8QgEy@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy2NnXB9gwCgo+W4YpPmpyry5nG3gwc2xl0KScQNOLdfcb+t/47 ISwsmHOmocnEYjh1n7eUX+gTKLqUg2ISCGunnQv9xytcw4Ih+I5xnl3ym5E/IOKs1g== X-Google-Smtp-Source: AGHT+IHviSBIgu6uzcdZ0qdL++tqLHePNJzlOm1iOVeFU1WymLS0sMMThy1LRbS+hcj9e3qBmqGAxA== X-Received: by 2002:a05:6402:528a:b0:5d3:f141:ccf6 with SMTP id 4fb4d7f45d1cf-5d81de16c82mr24351706a12.32.1735318650204; Fri, 27 Dec 2024 08:57:30 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:ccda:0:b0:5cf:e3e9:1723 with SMTP id 4fb4d7f45d1cf-5d8b574f08fls52754a12.2.-pod-prod-04-eu; Fri, 27 Dec 2024 08:57:28 -0800 (PST) X-Received: by 2002:a17:907:1a50:b0:aaf:3f57:9d2e with SMTP id a640c23a62f3a-aaf3f57af0cmr35294866b.0.1735318648234; Fri, 27 Dec 2024 08:57:28 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318648; cv=none; d=google.com; s=arc-20240605; b=K1K+NVJ7tHjaSi++WztcGV242lwB3LBcS6rh09e5Z/OK9pLETfFzls1/4U29bhJx7b vo2BtnIW/q5GNB3tk66xrOQHhcQrq+ttKiTf1trmUgO18J5pAt/2ZAe1tPhuu6Yk9TDA Dxk3aK2NCadbmN9RLrKMeIRzgkMhRTqMyvh8LAdhR3NZyV2hUk0oSXWwhgoknxuDOaXn EkL/fJdzPMC+roco3WNqHtHhvcwx4PZc+DJ0hEPMhUqvAEIt24oxuEFal5Hy/hCj8Zrj AcfSNHT2MUC1qVQ/+TJwkNE47gqnZkAx+NNE4pLhuGJBR5jUqf2Vb6VEd10wLl1KvvwK 32Nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=DBLyEQq8Ifft9Hzix3Ed53Tvh8DCKqY5W5lCXf70iWU=; fh=qtyXckgbBbLtvZf5GbbGzM1eq+vR1FBslTS8HapIlOs=; b=K2PMx8CqgGZnPB6ea6TSd0b28E+OxmGKbFjqdqpekVnoCStyJ4DXgd3pjoAmPOs1// hJNiRshYsXHE/5ZqdCxdqnmKv7WPq8WaCfAbIqvlMHsPyjnUG7vct+yQm1wRxqd7s0Au 9j6IOtWQxqLPP4FmGH1nQa6EwpFffbcT1tIcJfa1yNxRXhIK6zQ997Pvg/ZcIAFRJPhc QI1CFYEcBr/TeERlLKPI/hhrNyR4vOxbBN0u9XNO/EslNWZj9k1XnlS9MitDTq4nwGSW BseaDz9HdUPyaP7gY4IctK0L6Zmcn36Tnanklm8KXQs+JwiYl1BUdFDaNyYACa8XGccM hYsA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kI5ZXuqe; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eae5d8asor671202166b.10.2024.12.27.08.57.28 for (Google Transport Security); Fri, 27 Dec 2024 08:57:28 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnct07S+Vhlb6z5OKYD45o7NvcofISqzwQtcNpz5sJDkV+pSDFj5CUP0h+1y7Yk6 U5OUa3y1dPFepyUDpO3YdaXF+hsXCdjuFUrf8rJIcbrMbCt4uASlynvVRUxwVRDG+vy5iVh+vUS fMFMVWSfVXnSPhiKmXCmyhe8FLYzRVGUk2S81rjmYcKmk8BkEDfmtcPrKu8cXQMOFa6OYd/85aO OltKsz5HowsR19x2BJgvb8HEsKt5qK9hMbK1mL43Xko7MUvRWO5QjfGihbagj/4a6+ns9xHSqZI CRKEiwDpTbH6lIzKKoZx5g== X-Received: by 2002:a17:907:9491:b0:aab:c78c:a705 with SMTP id a640c23a62f3a-aac335624d9mr2165243966b.52.1735318647698; Fri, 27 Dec 2024 08:57:27 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:26 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 02/23] clk: imx8mm: rename video_pll1 to video_pll Date: Fri, 27 Dec 2024 17:56:05 +0100 Message-ID: <20241227165719.3902388-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=kI5ZXuqe; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. Changes in v7: - Add 'Reviewed-by' tag of Peng Fan Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mm.c | 102 +++++++++++++++++------------------ 1 file changed, 51 insertions(+), 51 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 342049b847b9..8a1fc7e17ba2 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -28,7 +28,7 @@ static u32 share_count_nand; static const char *pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char *audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char *audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char *video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char *video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char *gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char *vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -42,22 +42,22 @@ static const char *imx8mm_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m static const char * const imx8mm_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; static const char *imx8mm_m4_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "sys_pll1_266m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_vpu_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "vpu_pll_out", }; static const char *imx8mm_gpu3d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "sys_pll1_100m",}; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "sys_pll1_100m",}; static const char *imx8mm_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; @@ -72,28 +72,28 @@ static const char *imx8mm_disp_apb_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pl "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", }; static const char *imx8mm_disp_rtrm_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "clk_ext2", "clk_ext3", }; + "audio_pll1_out", "video_pll_out", "clk_ext2", "clk_ext3", }; static const char *imx8mm_usb_bus_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; static const char *imx8mm_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_apb_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll2_200m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_dram_alt_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll1_100m", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll1_out", "sys_pll1_266m", }; @@ -108,10 +108,10 @@ static const char *imx8mm_vpu_g2_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll1_8 "sys_pll1_100m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", }; static const char *imx8mm_disp_dtrc_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_disp_dc8000_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_pcie1_ctrl_sels[] = {"osc_24m", "sys_pll2_250m", "sys_pll2_200m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll2_333m", "sys_pll3_out", }; @@ -122,47 +122,47 @@ static const char *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_p static const char *imx8mm_pcie1_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; -static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char *imx8mm_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; + "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; static const char *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll1_out", }; + "clk_ext3", "clk_ext4", "video_pll_out", }; static const char *imx8mm_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_500m", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", - "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll1_out", }; + "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; static const char *imx8mm_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; @@ -174,16 +174,16 @@ static const char *imx8mm_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1 "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", "sys_pll2_100m", "sys_pll3_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; @@ -213,19 +213,19 @@ static const char *imx8mm_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1 "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; static const char *imx8mm_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", "sys_pll1_40m", - "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; + "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char *imx8mm_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; @@ -234,31 +234,31 @@ static const char *imx8mm_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "vpu_pll_ou "sys_pll1_266m", "sys_pll2_500m", "sys_pll1_100m", }; static const char *imx8mm_dsi_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_phy_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_dbi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_csi1_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; static const char *imx8mm_csi2_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; @@ -286,9 +286,9 @@ static const char *imx8mm_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", } static const char *imx8mm_clko1_sels[] = {"osc_24m", "sys_pll1_800m", "dummy", "sys_pll1_200m", "audio_pll2_out", "sys_pll2_500m", "vpu_pll", "sys_pll1_80m", }; static const char *imx8mm_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll2_166m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", "osc_32k", }; + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -327,7 +327,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MM_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MM_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -336,7 +336,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); hws[IMX8MM_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MM_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); + hws[IMX8MM_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MM_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MM_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); hws[IMX8MM_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", base + 0x74, &imx_1416x_pll); @@ -348,7 +348,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL bypass out */ hws[IMX8MM_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MM_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MM_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -358,7 +358,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL out gate */ hws[IMX8MM_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); hws[IMX8MM_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MM_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); + hws[IMX8MM_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); hws[IMX8MM_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MM_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); hws[IMX8MM_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11); From patchwork Fri Dec 27 16:56:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3742 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 0043E43434 for ; Fri, 27 Dec 2024 17:57:31 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3ec94ccbdsf8352409a12.0 for ; Fri, 27 Dec 2024 08:57:31 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318651; cv=pass; d=google.com; s=arc-20240605; b=TBnGzk6JjUAYuEHItg5qhsakZ8nLnaCLZtA0XKGX6mPr20njhwt6L4NcEbvmQHPqeK /WnQ4D7SWxGxIYItS52w/MF0aesSBj6rMVkHSKgb6RH+CIiyG2RSQzLF7KAj73Cp9cFK LPAJEboTVSLk1o9rvQ4lueFm+YSE/UjQjvO1t4cS/qCyO/DtN5Qz2KBXikSzSrJPxWbA LjUjO+MDgDa32CfCPaAX+rsrz8ATaN7Bjng0osRygfR6baMK/dIA4r4nrNVw3PxzgOls 6AxXrM73V6OhOm/9Rem+ouOjnPAVYYtuF/HlgaoOpAOn2O/fAfXG3uUgVmUamle0nnrp DEQg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Hc/edmENs7cNpUyocf5Uk/+AzgikSUC4xu+qcbxqACc=; fh=QQT2G4hrpgXiVjJ3JiB5GOCRFOhwpnfTdgfXZbhbaE0=; b=inZa0+dtSvkodlvKQ6ehRXenLFjdz/9PjZGrhBMoFUjPpqNDhLkasXlzSMAR/qh/Xl 2qLbJECNSBYrpGgH8n4pwkrxtK0969w9uC1mhdh0n864jTxqJxz8aacfneH6WTXBD8Rf j1Eg8yIqVIpWVTjGSZYkMqarDzfR4jPF9uSuHDN/d3hEWvknXzF6chDUOWl2Dwd0IK66 xbpmP1tmIrYkee1rHXN054xZXbAcWtRwJVU543w8SyCKGfKziqMcoZqSEKuKY5pyROXd YgOVWoyIgd3kpLTaw+p5bmRBFNbXCNj4/jtEDCv6yKfiIkgYWTw93dAqSQ177cJqIa5/ bxug==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZEJ+RSuz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318651; x=1735923451; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Hc/edmENs7cNpUyocf5Uk/+AzgikSUC4xu+qcbxqACc=; b=dsfvzSsDXyYdscGte/wdAuy0rlVkqL9FhWNFPlleHDNVY37eK11BfP2jWi3Suwztg2 vBxY0ZK/4lkaMagzQC/qoAliUe3/lQVcyFIjXe8kBQA45+apFMFmTjSo8/H4fkfEFhir OT+mYeB8WUBoEd2Sj6+0kvcXCnt0uK1V7Ouq8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318651; x=1735923451; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Hc/edmENs7cNpUyocf5Uk/+AzgikSUC4xu+qcbxqACc=; b=V7uIwbOezbfRmH55sT2WYZeo/9+ixXNs9qePOz6K1Ziq/b2L7An563o9iGXNqjKyNj gSwZ0FWaLYcv4n/VFS2Akw8hBc8AfGKaq4JSJxKRc8j4LWmRoF6YmtPrx9WSkq6aAQ7o FucggwtANq9G5ga/xVwHfmSmnYZ84akESBWN4b5aAX5Q7jCh2EBcq/9O1jHcVz6y4ADp f/mAvi7DN0qtEWQNUIXzDDpdGPURDlfsfxPfqA0CQg+3XmLu4d+4yyxJYJCEuVgkup1H ni/cLbkTTsSl0wl0Z8riFnNaj7crAByWC66xMnUSDTMHL5T/aS7awvRFzI4yc12D3qRC EQzg== X-Forwarded-Encrypted: i=2; AJvYcCU9cfdQbXof+Bd2Ufd4d7ga7MCFfDbS7JtKybhiqn0oHxdqti/tjCgAWA2SSG0CKiUmpwvRsOxusALyGQqc@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyRsf2uzaz9VBkiYHWgNENL5wfOQOD17Jse0JIppucmnf6MXdXt BuI5jsEBjM/obj/Ut3aG653Vwa14o0ZJ+FhI+AMecLrnqfQwwp2W4GU4JaEMeqFlqg== X-Google-Smtp-Source: AGHT+IEQul5NjBnNWKEh/6LFB9rnyefRb4FYeNhPB6ooQYHfkoOC/5CPpj4E3rgTqtFf6P6HPZNlog== X-Received: by 2002:a05:6402:5297:b0:5d1:2440:9b05 with SMTP id 4fb4d7f45d1cf-5d81de02201mr26497388a12.28.1735318651681; Fri, 27 Dec 2024 08:57:31 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:550d:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d88fd7ff8els209273a12.0.-pod-prod-06-eu; Fri, 27 Dec 2024 08:57:30 -0800 (PST) X-Received: by 2002:a17:907:6d26:b0:aa6:256a:40a7 with SMTP id a640c23a62f3a-aac2ad81a59mr2107129366b.22.1735318649896; Fri, 27 Dec 2024 08:57:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318649; cv=none; d=google.com; s=arc-20240605; b=KSZlKC6gmdqFl6zPkMYcLXQTwJdlzon1dzkS8GVVeHgawgHIxoS0SElS9OdQXM3m5x 2/WmRTqebXzljSlZ++kOBlYx3kZmT6yK8GdKvaUicQHy2vxWIbQdHNrAwvna8rMNcAvA vIhZlz/Xvf8/y/OU0Qc6d0x5drRLNUXr5Qi+iVGPnwO8n2fwFS0g/MItnYz/Za+fvizK DCQ9Cd7UjTpitnnXe4vq78lEhAhp4MZbYMgbcXwIqzfKz7+WEp0l6D5+HOl6bYkdgnE1 I9I4beb0vQ/3Jw9LIlOHV0eLZpxsit98qT/5bhYy45L/rNrMHmkFYH3NUpwkry0qDjgT pwQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=BIK6qHDW9SppuYvSwUlmd1O24rLztY/LnW2LTBShk8NycVUXb4dwKYQth3pQzyEf/v lH66dmeEK4d8a07/jFSWwCm1WPyM8h2eOmIKfPrKmwJZZbUuV4nafEPDNdzsDzqLHwPN XNvhXjfeVMFXj7OvbSw2R8s0H3tbfNqf0al/EPmuyrAdP2BN4pavDt/VSOtCkaMdmt1+ skNWULloZ3KaWlpChbFDbaTM1xqCdhOgE7XkkVTnNQbm52pFofRlUeT3kFbrfgRkHJLQ 5R1gokfffCNALbC5bPemlw3BIGfb6Zso8b1F1Kxg/lADNK6w1u/fKPFb2Sri4s5WYwcJ p8Wg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZEJ+RSuz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e7e9c32sor611680266b.1.2024.12.27.08.57.29 for (Google Transport Security); Fri, 27 Dec 2024 08:57:29 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncv5LtYX4uANxQ2kYFxpWrraDOxlcABsHf/V5GJo2pmWP2iMGgR4/tVh1pwIxGd JfZbLl5XJGQn0E88aWjWU26E+CmsA9HK+k1w7Emsx9WHktNzAXIkOvglTDo2TDyOpBRwPrRuv5T UDSn64bn5arww85lGU1O0ParOXnHvk5xXs4do+hbLwg+dHKvN3dDF7lV8RfZlWjyyIK74raQ5qL gtS4MuWuIuMDoHm9BcFeNGlmipkqR065nmqa+PviqWR3HfTnECJpYviuh1on9DpL8lLLYvw1v+V Jkk7l3+DrrhHjqxWcQE1Zg== X-Received: by 2002:a17:906:7312:b0:aa6:9461:a186 with SMTP id a640c23a62f3a-aac33549f50mr2397618866b.46.1735318649395; Fri, 27 Dec 2024 08:57:29 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:29 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 03/23] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Fri, 27 Dec 2024 17:56:06 +0100 Message-ID: <20241227165719.3902388-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ZEJ+RSuz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 From patchwork Fri Dec 27 16:56:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3743 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id CBA1D43434 for ; Fri, 27 Dec 2024 17:57:33 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3d6d924c1sf8267853a12.2 for ; Fri, 27 Dec 2024 08:57:33 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318653; cv=pass; d=google.com; s=arc-20240605; b=Pxms76VZey5GyDYksCJwQ0jVCzh4HuYnho+tgA/vWfcHhOUZxZqZeSidWjvecavSOZ O3zFSVJZ8OYEWFiR67LlQvcSniprr7KMDda0huUUYRxtp1WNFU/I48BnpWxV2hBtIBI7 QlpObK1copH152pDf2DFVG2ypFsJi1rfSpHPgUJIG/mULJmghKm4EmY4x2nN0tQ/p3ps UJMMYlTKR4N5z03x+hHl6JZuhFwkPGBM8+B69tATQxPJRVpwIsPk+YThX6/d/os1KFJl 62gb/x3DgTW/DVpN54Jeng2m6MGfKitLs6Irz8gUQPMsLJTXm7c9Pj4RrIWgqy8hN2Cc XPYQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=+uMQarH9WlkghghFZdRxlvnSkwV0tY24WGPiYcGmE80=; fh=5Yqnpo0cDZOhqsDDFIelpX4NpV6tc3bgWyRZlEEazlE=; b=I0/I/AHys/gDvsQ6eHqE9WAmAlvy8WTjoTUeNFClWl1ZSKvmTMPOrhjkX4t9/T5BmS A0zlY6xsTMZfdlC/Gwmq8vHy+fNd/NCgw9g3TNZfLzU10GJDI3KKLgIOvlPtfLozv/Wc IrFgYAJocwhE7vnBf2Y5+BJsd2yKD6SOPEVzDW5hApNnXdn38EuBQYIBX/U8O29Lyb5Y VwxCzhlD44dKuHNtZkZ78N+vLev839Osjg5JbYHh8foTyaXInUA3slQQd7kze+WwZvqA FBG/feIWZUAuIY302TfLZ2ndyFmg7oYe23eRcNhAOapy1M/LsgNz7wRGNmAY60rjy/Vv DpMw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="LzVN8J/y"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318653; x=1735923453; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=+uMQarH9WlkghghFZdRxlvnSkwV0tY24WGPiYcGmE80=; b=ON/w4h6/ytOaStB6LRL047fPCjNyoPKz/ik5+ovUHTjLZsCQph6KsXgUJNmEur3cqa ymZyckOhER/iz8RKItHMXkXfmJIVzN7/CjVFPPERzVVCTcm2NI4ZJDxU4wqoItpKlfo7 XpKp9mioeoI49ClIbQ4kT5bGMtoe2sUa3AwLg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318653; x=1735923453; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=+uMQarH9WlkghghFZdRxlvnSkwV0tY24WGPiYcGmE80=; b=mfaB4RrcPfk4o26r0tP+n6xZIGBB4lq4tCpAMse8JLkoMmrkqSByIj0h+GjVuOk/a2 /dbRpWE2pCocxfiBAtbzfbi1Do8OWEhe+24CmYlWJqWh3StKIe4mEGM3dnQEsqk1ZdOp s0z/Tj81VyJMDBn/PeZvRDnH7UifOUNPKI6Sxu+yBjebuKwWc2Y7bkgKI0iIziLA0W/Q t19bdaaf3cxErO/EQR+veADb1IeqUV2JQKr8zIe+aEq/xcKHHY19HqxbLhXBqT2xbexF 2DNbDQTe8aZKST/2NcBqO+ixKX1J07glrhMk0uQONOKg4+teFcezIBbHWEz+fpj/jjv0 bWjg== X-Forwarded-Encrypted: i=2; AJvYcCUnapY0Fz8h2hPnC55u2PXuKZZuKP+DVrfrc2FhIKVr11OriXKhInOvFHGd+dOlY9KlNg4jITKyQECkBPzA@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yw40M98jQVFuvnB/Dn0bAmbPvZBziu6SjOQRAsFE7gAhC1kJ9Q/ Y+8ArvEmRti0R9AMvbu486TsmBeDUaGW7yg2Z9BHFbZ8LsHVrpUZiAr5hSROiXl+HA== X-Google-Smtp-Source: AGHT+IF22fis8oQdHfvsPwKovvOSYfrySegwkziV9uTp3m/sLxu83mP2kyLKnqFh1+jkKw1X8QIUng== X-Received: by 2002:a05:6402:35c2:b0:5cf:c33c:34cf with SMTP id 4fb4d7f45d1cf-5d81dd99557mr21236857a12.15.1735318653472; Fri, 27 Dec 2024 08:57:33 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:f60b:0:b0:5d3:e99c:a4c9 with SMTP id 4fb4d7f45d1cf-5d89c30e330ls186031a12.1.-pod-prod-06-eu; Fri, 27 Dec 2024 08:57:31 -0800 (PST) X-Received: by 2002:a17:907:2da1:b0:aa6:558b:fcc3 with SMTP id a640c23a62f3a-aac27026cdcmr2340582366b.4.1735318651486; Fri, 27 Dec 2024 08:57:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318651; cv=none; d=google.com; s=arc-20240605; b=I5rrgtD8b2LrbmCCCCvnsTCCvFowNC/Sf8dljicnq/wwXFjiXMqgL4p1SwNlQTSzgg PKCODzsuufINTldYY1qo4AN46rGXMdbcrq17udKY+drNlbDa+2NIov9t0xjQJcBHgBeC /ShPbIlUrlE9tl4zsrZqnwQBHzyyh2R89FbLGwlZAB0Si9cALp2B7syHJIA99dl/U3EB obmo+YKKHwRYleuRDkMLVdb5qjCj8iqp41PLQ+hXNeFaCecZrWyqvDxkaW5eZAMdSbMi EsSjj445UNCXcT0bgc8IyPBY+mZe7qJU5nV8szWuVYAc+n2sg7VkDJLRnDXi7C8Ti8nw EZFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1AgPaWBYGk3MBO71yBqbLjwEmUHpTVCWUzZbOj/gIC4=; fh=qtyXckgbBbLtvZf5GbbGzM1eq+vR1FBslTS8HapIlOs=; b=UaFe5751UUJpA6kpL0TUFp9FC7/PYM6EcjcNMBYfma5HD+5TDY+RFr0Q5ljt/8Iwb4 wQ9QYLiXjwk4qf1KUa9osdoywiibLa+ex2XySN6Xu7PHmqIaUppZBYT47kR12dYeZF3m mLvj90spFWOaIPNKXFTQx4Ip66TdfqavGGNruhOfn0bNTzfkH7ZlF4VyIml7iMfn4cIj g/GBIHfCDO9SmJPhtgdxJMnUIEMcACcwXIqbHrrEzbWiB4MtyTrmBCEepuCoYzK8eXMC lUs8IEhnMhNSBHMItL9m61wud5kQ8zZ2wnpc4XKZOlPF1HzZA1boeTLdyg9kPtCWrX81 VVNg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="LzVN8J/y"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e7ea492sor653504866b.2.2024.12.27.08.57.31 for (Google Transport Security); Fri, 27 Dec 2024 08:57:31 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvOjFt8I9URQjNQOFe6uMpdKb/mrFPw8F0HwJqnnl8qXc5J+4thR4Z8OGzTMQF BZdO8voeyx6rMp/2ZTuauSIO8S5prgoI0NdBPLe3Qp2iFSutRhQONvpsMbct30kmxVb8BkfwZMD x8GfoK50KXM4U5xhsVhI6MA6W3/HbECGRQ5z7REWyJVIXr439ltnZkN1sKrEkhJbik5c/WWJQNe h1xF3XGn4apOmJbGlj8vqfmQWaL1Z/Sv19a3P3BgqfmQrduSQjBsnAv+La0DmqNAbOpVxYw522N sbBPub67DOSXzNbNDmoLrQ== X-Received: by 2002:a17:907:3d8d:b0:aab:c6a5:7c71 with SMTP id a640c23a62f3a-aac2ad7f996mr2494296366b.14.1735318650989; Fri, 27 Dec 2024 08:57:30 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:30 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 04/23] clk: imx8mp: rename video_pll1 to video_pll Date: Fri, 27 Dec 2024 17:56:07 +0100 Message-ID: <20241227165719.3902388-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="LzVN8J/y"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. Changes in v7: - Add 'Reviewed-by' tag of Peng Fan Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mp.c | 118 +++++++++++++++++------------------ 1 file changed, 59 insertions(+), 59 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 516dbd170c8a..e96460534e7d 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -23,7 +23,7 @@ static u32 share_count_audio; static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -40,27 +40,27 @@ static const char * const imx8mp_a53_core_sels[] = {"arm_a53_div", "arm_pll_out" static const char * const imx8mp_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "vpu_pll_out", "sys_pll1_800m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_ml_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_shader_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_audio_axi_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_hsio_axi_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", @@ -72,11 +72,11 @@ static const char * const imx8mp_media_isp_sels[] = {"osc_24m", "sys_pll2_1000m" static const char * const imx8mp_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; + "video_pll_out", "sys_pll1_100m",}; static const char * const imx8mp_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", @@ -96,35 +96,35 @@ static const char * const imx8mp_media_apb_sels[] = {"osc_24m", "sys_pll2_125m", static const char * const imx8mp_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_io_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll2_166m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_mipi_dsi_esc_rx_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", @@ -159,56 +159,56 @@ static const char * const imx8mp_pcie_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_160m", "sys_pll1_200m", }; static const char * const imx8mp_i2c5_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c6_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; static const char * const imx8mp_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_enet_qos_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_qos_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_phy_ref_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", - "sys_pll2_250m", "video_pll1_out", }; + "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mp_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", @@ -223,19 +223,19 @@ static const char * const imx8mp_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "s "audio_pll2_out", "sys_pll1_100m", }; static const char * const imx8mp_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", @@ -276,42 +276,42 @@ static const char * const imx8mp_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "s static const char * const imx8mp_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_gpt4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt5_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", @@ -328,19 +328,19 @@ static const char * const imx8mp_ipp_do_clko1_sels[] = {"osc_24m", "sys_pll1_800 static const char * const imx8mp_ipp_do_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll1_166m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "osc_32k" }; + "video_pll_out", "osc_32k" }; static const char * const imx8mp_hdmi_fdcc_tst_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mp_hdmi_24m_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_hdmi_ref_266m_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll1_266m", "sys_pll2_200m", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", @@ -349,26 +349,26 @@ static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "s static const char * const imx8mp_media_cam1_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_mipi_phy1_ref_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; -static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", +static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; static const char * const imx8mp_media_cam2_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_ldb_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_memrepair_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", @@ -392,12 +392,12 @@ static const char * const imx8mp_vpu_vc8000e_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll3_out", "audio_pll1_out", }; static const char * const imx8mp_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; -static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -440,7 +440,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", anatop_base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", anatop_base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MP_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MP_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", anatop_base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", anatop_base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", anatop_base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -451,7 +451,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", anatop_base, &imx_1443x_pll); hws[IMX8MP_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", anatop_base + 0x14, &imx_1443x_pll); - hws[IMX8MP_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", anatop_base + 0x28, &imx_1443x_pll); + hws[IMX8MP_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", anatop_base + 0x28, &imx_1443x_pll); hws[IMX8MP_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", anatop_base + 0x50, &imx_1443x_dram_pll); hws[IMX8MP_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", anatop_base + 0x64, &imx_1416x_pll); hws[IMX8MP_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", anatop_base + 0x74, &imx_1416x_pll); @@ -462,7 +462,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", anatop_base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", anatop_base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MP_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", anatop_base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MP_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", anatop_base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", anatop_base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", anatop_base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", anatop_base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -473,7 +473,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", anatop_base, 13); hws[IMX8MP_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", anatop_base + 0x14, 13); - hws[IMX8MP_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", anatop_base + 0x28, 13); + hws[IMX8MP_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", anatop_base + 0x28, 13); hws[IMX8MP_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", anatop_base + 0x50, 13); hws[IMX8MP_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", anatop_base + 0x64, 11); hws[IMX8MP_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", anatop_base + 0x74, 11); From patchwork Fri Dec 27 16:56:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3744 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 42FC643434 for ; Fri, 27 Dec 2024 17:57:35 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3f4cbbbbcsf7431622a12.1 for ; Fri, 27 Dec 2024 08:57:35 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318655; cv=pass; d=google.com; s=arc-20240605; b=LZX7vzQpIKeXXCAvPiHrg3827ibIR9UWT8PxRDEM5rtLqr9saKg0s4uRPvN0nNyd2C gyOL//3nrdz2X3cB8tHPxVIVwhqqaFuS8xAstr5KiQLf97R62jAy0Jq9D+TSYfp7C030 nhO7y6sMMeigK9oNtDkChLNTzH3ljOtBF/8uinycuLpJNeW45YZzEwdOoepncq/eC9pQ SqjWG2ab30GxIimNkYuyRLtxOnxj7qIKjUI0btn7RmSBN/QWXNHSryv/Z9bwwsVnsE1/ UEt6O8PMXjj2cN3/uTuVz+ZsxovAJN6uzrAjH6b8HVRt2ruOu64pM8xaxALfu7hDPcLx ipag== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=+cg2DkvW60TpFGJxw2fZgRBaF/MDw+uQvIASJS+QRH0=; fh=FGVYtO4nXSjT3RRmQKNNLTXKCs9qEVCKylsdX4hKDC8=; b=SuiNcS749j3G7mxtWYHCOgnLpZ3L4NC3IDjGPUTeBB/KikypAy8wJS0j+YfaWZ/B91 KdFW8a+J8AemVvwykeYRMGuEE/kjHt9zi8aNP3Qp5lQtTZf9jtiAJJN1LHkCFLVyNMqP 4fGfS2N+PjDlU6kFizkRpxBqWORVuP1sQ5L3afaQecgxnAVF1Fnpsy5aj9VfI/Gqimds WV9CFKoMSK7b/VKM17X+tLsLSwFJrg+pfRV1xYhIXlLeVbI4QV88Q12DWjA/CTZENq8G PYmAucRqfaBk9drV2f3Rt8eQaNtsqUqKWYJF0zIGgF3+lwZZSLUMxSg28xwmYjFmf1wG Wlxw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=e1ZFRcYL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318655; x=1735923455; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=+cg2DkvW60TpFGJxw2fZgRBaF/MDw+uQvIASJS+QRH0=; b=Cj+2S9IHMvw12NMCEmxrz311B1JhIBmkMThEXrxXr64S15EoJAjXZXZEItMywYKFwR K3n1PBuaYFvPVVhUBVbfIQRNe76MrW0I8UPnpZf/yXv41zj0XzsaZEBAHVcmEifpya1k +TzZ/ih/0gGQUsOKhvZoXsVOWGH7+xtPjOwXU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318655; x=1735923455; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=+cg2DkvW60TpFGJxw2fZgRBaF/MDw+uQvIASJS+QRH0=; b=cBtFfL9oOS9/C9NKGDv3Pz8wBAyTV2bVmwIawOIhXU5XcT3d+Tqq8/05CJ2uf/KLu9 98Alb8IfFHUd4ZRXqBEZ0h4s1u9O9bmUyZQ2QN3Pb44ruPzpTjCapBfbZM/6u8Ks9PU6 swwJWfVJNB76Ag360SZOqsg70F5CtFrioXST+6El2pkJvsQL1KKWPtdDAakJ2mufYI2r mdJdbhJDUwPuBgeiXjBqYv8HwLe9KJs+7UxZtAKYvVWlZXuG9MJSeCypp9ERDGua+hKP x167r5LOGBKvI3nKTb2kqpZj+KqtH7TqvibZ87czh1qiktW9XT0RT/il6i1gnANlE8A7 43jA== X-Forwarded-Encrypted: i=2; AJvYcCUHJjaLrInwFhuQLm1X8mCpcHRk4OcuFoU8aAo1cj0TXokWkc8AnJT/5Mlvpthduwj8kr6DiNYXKLFe4dEk@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy6t2u4TQna5W3NUSwbUXhwQrpRX2Zt6proGT6yctkgNBMjdy5t d2HNlbs4YhtFtOwCMZfxoDInbztw1Y66KNAUQPm1w88Q0ZqpqXc4J7eXjRVPc3FcWg== X-Google-Smtp-Source: AGHT+IGzthVg+gnGXng28LwpQczbwhW7KrPXM7v1sNzVOKdZcPtcnUzM1HTkcv4uHk4YUAo6vI0IGQ== X-Received: by 2002:a05:6402:370f:b0:5d4:3761:d196 with SMTP id 4fb4d7f45d1cf-5d81dda7b47mr23323156a12.10.1735318654905; Fri, 27 Dec 2024 08:57:34 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:e8c:b0:5d0:d5d6:eb6e with SMTP id 4fb4d7f45d1cf-5d8a8753d50ls299321a12.1.-pod-prod-07-eu; Fri, 27 Dec 2024 08:57:33 -0800 (PST) X-Received: by 2002:a17:907:3d9f:b0:aa6:7df0:b179 with SMTP id a640c23a62f3a-aac334422cfmr2127117066b.22.1735318653216; Fri, 27 Dec 2024 08:57:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318653; cv=none; d=google.com; s=arc-20240605; b=fkyA/R7ROIvyg6OGjbBjrvSfvhK+U0t+KhnrP1Qnuo5ZhrEshq2E6IhTRnomXANa+/ MiG+0SZ1RUOmGzL8lxRQE8ew+NnwyTUHCwmEJpR/EF2bhcwYlpmWHyiutLWkdQ16gS8a JPDpQ2mKANfCM0QwV9rln6Q+Tsa/f6YyUiHKI/wmQhhXcqdB26Q1/EdY7BGXG676/xDj 1u9QpLF6shl/xU1hmwEN7wxGLiiIBLpegYzSw7wFSXDRM43dTCAlklSLh1KOhAuDMZEt eea/mp3gK1tUz5TgU3E84tKixEaYro7cTuVlJ5A6ABWbc3S+LYv0vFjQraiRQ8DRWQNe FDUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2gX8+gJ2YA9mA0yuNmiSl7z8GbCgc/O4he497JIabOY=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=MI4cZoC9E7ZiMpfI7lzrB/T1ubKRSAKuZ4/x/eLMqkrxRHAmBt7iR4ivf1j2+ECG4A lc4Viax0fB1z56ZmFsZOqwbUQE6DQKjakHCkWBYxEGcLEZEzhDMAsgsL+oISvYqwOsbg ROQU2uwQZO5GrerL/jqXFub4Ap4jQTrXjcexMlsWMFJgAqyTkQnBVEEQ5gZCw7CGaGux NEQRgT98yU7dXiWJnDo6qiEWm1SI/3Hf0FoSYuwAxJ+dqxOm/A9QAlCS1V7q+tVwHjnj yIp1vlIl/RursDXqSAqPVYrmizgmn5qlfOgFPt9YinIbiBYrdjfA9CdO07pnBU82voc2 mzTw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=e1ZFRcYL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef8b314sor543627666b.19.2024.12.27.08.57.33 for (Google Transport Security); Fri, 27 Dec 2024 08:57:33 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuLXqvQFEwWAKujJABk0RbNU3veOCTtYD7MnXL8wHEdRY54xu0vh3NbP+QjdQH 1dNNHFRjWM93YshPBsthOesXbtgV1vslNDpycFVDwDes/dwLr1ly9uUs+Ge8YDYfYzzOjmHqrat PLlACTFNCpVonb2jzR0535+p/LVYXVs/phtMSXQ51ItxLExmEn8bt1/dp35exMnelTr/X3TABAJ jHGmmQtQDDMthGyDlPaVlUg+9dZVNreWbD4G8dLdKMvSirF+drAIu+0CsiVe6rP6lanXgQ+CYv/ 1NeHvHqDv3+v/OudVw0Dtg== X-Received: by 2002:a17:907:1c07:b0:aa6:81dc:6635 with SMTP id a640c23a62f3a-aac3342c511mr2591495866b.18.1735318652668; Fri, 27 Dec 2024 08:57:32 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:32 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 05/23] dt-bindings: clock: imx8m-anatop: add oscillators and PLLs Date: Fri, 27 Dec 2024 17:56:08 +0100 Message-ID: <20241227165719.3902388-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=e1ZFRcYL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Though adding clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the anatop module uses the input oscillators to generate various PLLs. In turn, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Furthermore, as agreed in [1], this change represents the first step toward the implementation of the anatop driver. Currently, in fact, there is no dedicated anatop driver, but the CCM driver parses the anatop node and registers the PLLs it produces. [1] https://lore.kernel.org/imx/20241106090549.3684963-1-dario.binacchi@amarulasolutions.com/ Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v7: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - Improve commit message - Merge it with patch 10, 11, and 12: - 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop - 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop - 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop Changes in v4: - New .../bindings/clock/fsl,imx8m-anatop.yaml | 53 ++++++++++++++- include/dt-bindings/clock/imx8mm-clock.h | 64 +++++++++++++++++ include/dt-bindings/clock/imx8mn-clock.h | 64 +++++++++++++++++ include/dt-bindings/clock/imx8mp-clock.h | 68 +++++++++++++++++++ 4 files changed, 248 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml index bbd22e95b319..f439b0a94ce2 100644 --- a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml +++ b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml @@ -30,22 +30,73 @@ properties: interrupts: maxItems: 1 + clocks: + minItems: 2 + maxItems: 3 + + clock-names: + minItems: 2 + maxItems: 3 + '#clock-cells': const: 1 required: - compatible - reg + - clocks + - clock-names - '#clock-cells' +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx8mq-anatop + then: + properties: + clocks: + items: + - description: 32k osc + - description: 25m osc + - description: 27m osc + clock-names: + items: + - const: ckil + - const: osc_25m + - const: osc_27m + else: + properties: + clocks: + items: + - description: 32k osc + - description: 24m osc + + clock-names: + items: + - const: osc_32k + - const: osc_24m + additionalProperties: false examples: - | - anatop: clock-controller@30360000 { + clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; + }; + + - | + clock-controller@30360000 { + compatible = "fsl,imx8mq-anatop"; + reg = <0x30360000 0x10000>; + #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; ... diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 102d8a6cdb55..017c06e48430 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -287,4 +287,68 @@ #define IMX8MM_CLK_END 258 +#define IMX8MM_ANATOP_CLK_DUMMY 0 +#define IMX8MM_ANATOP_CLK_32K 1 +#define IMX8MM_ANATOP_CLK_24M 2 +#define IMX8MM_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MM_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MM_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MM_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MM_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MM_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MM_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MM_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MM_ANATOP_AUDIO_PLL1 11 +#define IMX8MM_ANATOP_AUDIO_PLL2 12 +#define IMX8MM_ANATOP_VIDEO_PLL 13 +#define IMX8MM_ANATOP_DRAM_PLL 14 +#define IMX8MM_ANATOP_GPU_PLL 15 +#define IMX8MM_ANATOP_VPU_PLL 16 +#define IMX8MM_ANATOP_ARM_PLL 17 +#define IMX8MM_ANATOP_SYS_PLL1 18 +#define IMX8MM_ANATOP_SYS_PLL2 19 +#define IMX8MM_ANATOP_SYS_PLL3 20 +#define IMX8MM_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MM_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MM_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MM_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MM_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MM_ANATOP_VPU_PLL_BYPASS 26 +#define IMX8MM_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MM_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MM_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MM_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MM_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MM_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MM_ANATOP_GPU_PLL_OUT 33 +#define IMX8MM_ANATOP_VPU_PLL_OUT 34 +#define IMX8MM_ANATOP_ARM_PLL_OUT 35 +#define IMX8MM_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MM_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MM_ANATOP_SYS_PLL1_40M 38 +#define IMX8MM_ANATOP_SYS_PLL1_80M 39 +#define IMX8MM_ANATOP_SYS_PLL1_100M 40 +#define IMX8MM_ANATOP_SYS_PLL1_133M 41 +#define IMX8MM_ANATOP_SYS_PLL1_160M 42 +#define IMX8MM_ANATOP_SYS_PLL1_200M 43 +#define IMX8MM_ANATOP_SYS_PLL1_266M 44 +#define IMX8MM_ANATOP_SYS_PLL1_400M 45 +#define IMX8MM_ANATOP_SYS_PLL1_800M 46 +#define IMX8MM_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MM_ANATOP_SYS_PLL2_50M 48 +#define IMX8MM_ANATOP_SYS_PLL2_100M 49 +#define IMX8MM_ANATOP_SYS_PLL2_125M 50 +#define IMX8MM_ANATOP_SYS_PLL2_166M 51 +#define IMX8MM_ANATOP_SYS_PLL2_200M 52 +#define IMX8MM_ANATOP_SYS_PLL2_250M 53 +#define IMX8MM_ANATOP_SYS_PLL2_333M 54 +#define IMX8MM_ANATOP_SYS_PLL2_500M 55 +#define IMX8MM_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MM_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MM_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MM_ANATOP_CLK_CLKOUT1 59 +#define IMX8MM_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MM_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MM_ANATOP_CLK_CLKOUT2 62 + #endif diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index 04809edab33c..b2fa73803d45 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -267,4 +267,68 @@ #define IMX8MN_CLK_END 235 +#define IMX8MN_ANATOP_CLK_DUMMY 0 +#define IMX8MN_ANATOP_CLK_32K 1 +#define IMX8MN_ANATOP_CLK_24M 2 +#define IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MN_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MN_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MN_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL 8 +#define IMX8MN_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MN_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MN_ANATOP_AUDIO_PLL1 11 +#define IMX8MN_ANATOP_AUDIO_PLL2 12 +#define IMX8MN_ANATOP_VIDEO_PLL 13 +#define IMX8MN_ANATOP_DRAM_PLL 14 +#define IMX8MN_ANATOP_GPU_PLL 15 +#define IMX8MN_ANATOP_M7_ALT_PLL 16 +#define IMX8MN_ANATOP_ARM_PLL 17 +#define IMX8MN_ANATOP_SYS_PLL1 18 +#define IMX8MN_ANATOP_SYS_PLL2 19 +#define IMX8MN_ANATOP_SYS_PLL3 20 +#define IMX8MN_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MN_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MN_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MN_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MN_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MN_ANATOP_M7_ALT_PLL_BYPASS 26 +#define IMX8MN_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MN_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MN_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MN_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MN_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MN_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MN_ANATOP_GPU_PLL_OUT 33 +#define IMX8MN_ANATOP_M7_ALT_PLL_OUT 34 +#define IMX8MN_ANATOP_ARM_PLL_OUT 35 +#define IMX8MN_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MN_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MN_ANATOP_SYS_PLL1_40M 38 +#define IMX8MN_ANATOP_SYS_PLL1_80M 39 +#define IMX8MN_ANATOP_SYS_PLL1_100M 40 +#define IMX8MN_ANATOP_SYS_PLL1_133M 41 +#define IMX8MN_ANATOP_SYS_PLL1_160M 42 +#define IMX8MN_ANATOP_SYS_PLL1_200M 43 +#define IMX8MN_ANATOP_SYS_PLL1_266M 44 +#define IMX8MN_ANATOP_SYS_PLL1_400M 45 +#define IMX8MN_ANATOP_SYS_PLL1_800M 46 +#define IMX8MN_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MN_ANATOP_SYS_PLL2_50M 48 +#define IMX8MN_ANATOP_SYS_PLL2_100M 49 +#define IMX8MN_ANATOP_SYS_PLL2_125M 50 +#define IMX8MN_ANATOP_SYS_PLL2_166M 51 +#define IMX8MN_ANATOP_SYS_PLL2_200M 52 +#define IMX8MN_ANATOP_SYS_PLL2_250M 53 +#define IMX8MN_ANATOP_SYS_PLL2_333M 54 +#define IMX8MN_ANATOP_SYS_PLL2_500M 55 +#define IMX8MN_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MN_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MN_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MN_ANATOP_CLK_CLKOUT1 59 +#define IMX8MN_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MN_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MN_ANATOP_CLK_CLKOUT2 62 + #endif diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 3235d7de3b62..8c076225fd9e 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -402,4 +402,72 @@ #define IMX8MP_CLK_AUDIOMIX_END 59 +#define IMX8MP_ANATOP_CLK_DUMMY 0 +#define IMX8MP_ANATOP_CLK_24M 1 +#define IMX8MP_ANATOP_CLK_32K 2 +#define IMX8MP_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MP_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MP_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MP_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MP_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MP_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MP_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MP_ANATOP_SYS_PLL1_REF_SEL 10 +#define IMX8MP_ANATOP_SYS_PLL2_REF_SEL 11 +#define IMX8MP_ANATOP_SYS_PLL3_REF_SEL 12 +#define IMX8MP_ANATOP_AUDIO_PLL1 13 +#define IMX8MP_ANATOP_AUDIO_PLL2 14 +#define IMX8MP_ANATOP_VIDEO_PLL 15 +#define IMX8MP_ANATOP_DRAM_PLL 16 +#define IMX8MP_ANATOP_GPU_PLL 17 +#define IMX8MP_ANATOP_VPU_PLL 18 +#define IMX8MP_ANATOP_ARM_PLL 19 +#define IMX8MP_ANATOP_SYS_PLL1 20 +#define IMX8MP_ANATOP_SYS_PLL2 21 +#define IMX8MP_ANATOP_SYS_PLL3 22 +#define IMX8MP_ANATOP_AUDIO_PLL1_BYPASS 23 +#define IMX8MP_ANATOP_AUDIO_PLL2_BYPASS 24 +#define IMX8MP_ANATOP_VIDEO_PLL_BYPASS 25 +#define IMX8MP_ANATOP_DRAM_PLL_BYPASS 26 +#define IMX8MP_ANATOP_GPU_PLL_BYPASS 27 +#define IMX8MP_ANATOP_VPU_PLL_BYPASS 28 +#define IMX8MP_ANATOP_ARM_PLL_BYPASS 29 +#define IMX8MP_ANATOP_SYS_PLL1_BYPASS 30 +#define IMX8MP_ANATOP_SYS_PLL2_BYPASS 31 +#define IMX8MP_ANATOP_SYS_PLL3_BYPASS 32 +#define IMX8MP_ANATOP_AUDIO_PLL1_OUT 33 +#define IMX8MP_ANATOP_AUDIO_PLL2_OUT 34 +#define IMX8MP_ANATOP_VIDEO_PLL_OUT 35 +#define IMX8MP_ANATOP_DRAM_PLL_OUT 36 +#define IMX8MP_ANATOP_GPU_PLL_OUT 37 +#define IMX8MP_ANATOP_VPU_PLL_OUT 38 +#define IMX8MP_ANATOP_ARM_PLL_OUT 39 +#define IMX8MP_ANATOP_SYS_PLL3_OUT 40 +#define IMX8MP_ANATOP_SYS_PLL1_OUT 41 +#define IMX8MP_ANATOP_SYS_PLL1_40M 42 +#define IMX8MP_ANATOP_SYS_PLL1_80M 43 +#define IMX8MP_ANATOP_SYS_PLL1_100M 44 +#define IMX8MP_ANATOP_SYS_PLL1_133M 45 +#define IMX8MP_ANATOP_SYS_PLL1_160M 46 +#define IMX8MP_ANATOP_SYS_PLL1_200M 47 +#define IMX8MP_ANATOP_SYS_PLL1_266M 48 +#define IMX8MP_ANATOP_SYS_PLL1_400M 49 +#define IMX8MP_ANATOP_SYS_PLL1_800M 50 +#define IMX8MP_ANATOP_SYS_PLL2_OUT 51 +#define IMX8MP_ANATOP_SYS_PLL2_50M 52 +#define IMX8MP_ANATOP_SYS_PLL2_100M 53 +#define IMX8MP_ANATOP_SYS_PLL2_125M 54 +#define IMX8MP_ANATOP_SYS_PLL2_166M 55 +#define IMX8MP_ANATOP_SYS_PLL2_200M 56 +#define IMX8MP_ANATOP_SYS_PLL2_250M 57 +#define IMX8MP_ANATOP_SYS_PLL2_333M 58 +#define IMX8MP_ANATOP_SYS_PLL2_500M 59 +#define IMX8MP_ANATOP_SYS_PLL2_1000M 60 +#define IMX8MP_ANATOP_CLK_CLKOUT1_SEL 61 +#define IMX8MP_ANATOP_CLK_CLKOUT1_DIV 62 +#define IMX8MP_ANATOP_CLK_CLKOUT1 63 +#define IMX8MP_ANATOP_CLK_CLKOUT2_SEL 64 +#define IMX8MP_ANATOP_CLK_CLKOUT2_DIV 65 +#define IMX8MP_ANATOP_CLK_CLKOUT2 66 + #endif From patchwork Fri Dec 27 16:56:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3745 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B327443434 for ; Fri, 27 Dec 2024 17:57:36 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa67f03ca86sf563466666b.2 for ; Fri, 27 Dec 2024 08:57:36 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318656; cv=pass; d=google.com; s=arc-20240605; b=RP6nVzfoy8q+C244H2W1OIqdHF/dXRXDwNWDeogCvPFSQkVwabbBu9MlpnufGg1RIC dzcTel5jpnF/Fwh3bK6gYf6YgEfcbmguYmoyPjYtaofTXS4+wnQ4WI2jJgdtdLe0ydAm HRu1I8CLYz7ztdtBUr3/18SzM2+i6ZujYo0QBtrqKrOiSfuuzqW6NsNUeRxBmXk+CnLk snQv0GHRCtPtFTjs+W24rujrvR+ZWrLKTY5cTIfEUm2lw+Vh2YYo2zP0EqydpnmGMxe3 /NJKO+f29ocf2kbZmFAtEDrq9/DSUSOV23HEPR51bJuSI4wRFuyN7N/EKERLIqSG6O6Q AN4A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; fh=ZJ4VNTJd46i2+eC9Buuel1gDlBInz1VaM87m+t7bMTg=; b=KybQxg6VXCLVUFcdIsPs8Joov8Vm5xNTcIQAhXIuFtAGgZrI3IijK1JNmW2RzT+pb4 dDybj6FGGFJg2PalxZA8YaxYqkccg6KxVY0A5MSBepNYAKOeMJvg/JD0PduPLSXDTktO 8HM2qOcvAFT1yqXRxrwqqpeOxjgYiZSo1HzIZOYxgfoZRsDI/OtKJzU9AuvSmRC/tggG w59KVBo9B4qvjrZyFaCUmd1nfX7yKp5gNd8rN+XlU2vBpyY9Je3w2v44LhpuBCPJhgr1 7qAw1/A1X9TdCfRvq+5Pk/pC9tiqSHwS5wzDhRi0hfKepkiwFiT3Im9sev4JGAtsNSIh iGLg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="RFC/olke"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318656; x=1735923456; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=ICE+WspFmmOtctx2a4q1Nsrx9iNBCp/iE6T1sV9/PADFSifufE12XkH2DvaMoHyIKg dPKPr3W37dhpdXnrAgXnpQTCu8aqM9Na06iA/yUCPF1ovKs6vocnVXFPV+/jOHAnl2bW TgXjlI5vTWy2wTW776PyJC43wm8YletQ3SSwY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318656; x=1735923456; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=gKOTFcq1m2rT4192Rgmi9fe4VAg4V23K8W9ZSKF/89F3YZXpuYw52kqAW3FlnpjiPM IL3xqAZ9EXwgdflL9jISJvMHD5tUtrdBqibYDIglamt+7lDRO2rcsFcJqDpt5cBvShKr iGRC7c7WrPtzUCJ6HqA1IfbPlIO0yMM9yTDDO4eiCr7tBbSEVWvAblbV5vjAPw8KYqrL ipZfqMerI6Pd/yU8iVDFvn69ScTSDEIhgQ+IGuu7zP0pCE78tG9Uzdq44cCvyKZsTf1x GYyoi1heqNpeLNVdtvuI4MylKUIs39a9y7yL/KjjDNbX6qErgGhZy7Q8unWnyjv/Lzxf px5Q== X-Forwarded-Encrypted: i=2; AJvYcCWIWJwP8JOmIvotoyoPqhqfU8+U2fFoCA9gbryxJldtk2sIqUkhVvPXe0cymkXhos65/ZvqK/J4ipCr6vlp@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxoRjYdm6przbZct2NdJMiHMH6jx73KSByb4FqVEYNdOmVYvkkp eElcuKmmtQq6Tb48mj9eKAfVs+WjJ3RNHMVbPE0rOu2Cw2i35Fa26EBClCsRPP9Ypw== X-Google-Smtp-Source: AGHT+IFGuZj6Ks7oyCocrh4OjYkcXArYMl+6zrq4zw2e+Kj6B/JJt/3SLDJvR3NA4P6F8n4eFuEc2g== X-Received: by 2002:a05:6402:430c:b0:5d3:f55f:8349 with SMTP id 4fb4d7f45d1cf-5d81de1cf36mr56192528a12.33.1735318656389; Fri, 27 Dec 2024 08:57:36 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9b1b:0:b0:5d3:d2b9:4c4 with SMTP id 4fb4d7f45d1cf-5d87541d0e5ls731919a12.0.-pod-prod-05-eu; Fri, 27 Dec 2024 08:57:34 -0800 (PST) X-Received: by 2002:a50:cc48:0:b0:5d3:cf89:bd3e with SMTP id 4fb4d7f45d1cf-5d81de1c92cmr51850170a12.30.1735318654537; Fri, 27 Dec 2024 08:57:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318654; cv=none; d=google.com; s=arc-20240605; b=NxqQQfp/gteu875Q9uoYxCcJpp+9bsVuW6PjlzjxDHkPd0yYdgnGtTNUt57JB/KfU3 xMeSqstHrcHn02rzPya4ndCRedXj/H6VNJXNYEo8UC1D5VXWHUBU23ADUe7XxIgJrVKI FVU6XDjtLxQcJnE6DGaNXamEBCzZ5ZZ+WLclA3EIFGtZ0tfdSpKxN9p2pnpOOHb70FTH /YUYMGftoTDTUK44pBx7O8JeaLxYk3piK1WIZM7MJjBq71AjBcCdBM6FEaiAhDxp9eLW 0PueZDN9MLKU+9LzPyvbP54ovwd5WuMek0MNf+DQRg33aREEif0ocfsi7/CFP49wXkHH wLWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=hOYk7rkhvjRCnvuEcjwAqfr4aBzSa8a4sxHUvLuLnTs=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=AYvS71g2n4pWY3uMi81uFU6MDfX3GQPkZI/FrBBkZ5qRTEn2znlP5w5tX80MkbhHbJ laKVAFkZA/zbUFYlw3HZkzA0c+5r1QH8lgqfRo4P44euSPCN455v0Htp+FA/6yG3KirF /6lSYOvctaxvOzEmprx5R3Y12zy/Cmlgyn0wpyRKWx98a/DKqa0NII9n9XZM1YBSWOg7 YrorVSznmmxx7jl2T7sfPQmmM79IKtCR/qVyyl33mIHQgItsDP6TVjnoh6EiOyVD5pGQ /RQNM5miuLez5WEfWkHgLIkA+JCBw3l9GkVAtR8ltNFPb1ZwoIrNsnfE92nZeEEMyeuZ tLxQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="RFC/olke"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef44df1sor476375666b.13.2024.12.27.08.57.34 for (Google Transport Security); Fri, 27 Dec 2024 08:57:34 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncv9G1bmmV+JsbWBlslKppH+/sxsm2HiD0kR3yHcaLJVVEC34CZ2Fuk2XnUERE+ ohoxWTnrmoytA73aDcI5lrP3ELV3p39BOJMBc0bhOfPkLJeuNr4sDTmkVvb1fRvu10l5up+bOl3 jk/44PDGsQ1vaiaovW4P0h9psfkT43wdotqY3bqQEqDwCfDWL+26ZfrJyWr1F31SCbMbWxMa3j8 MFDFlBTJwlTw96WD+hF/tcE0Q7+YXM5s8d2PrC7kkAMQCNZmAkloksq+xkr7ceX8I/lDVyn463v DRRwhbw29afGk7QGR48YUg== X-Received: by 2002:a05:6402:2693:b0:5d6:688d:b683 with SMTP id 4fb4d7f45d1cf-5d81dd9c716mr60767226a12.9.1735318654135; Fri, 27 Dec 2024 08:57:34 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:33 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 06/23] arm64: dts: imx8mm: add anatop clocks Date: Fri, 27 Dec 2024 17:56:09 +0100 Message-ID: <20241227165719.3902388-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="RFC/olke"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 4de3bf22902b..597041a05073 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -600,6 +600,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Fri Dec 27 16:56:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3746 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3EF5443434 for ; Fri, 27 Dec 2024 17:57:38 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa68952272bsf774896566b.2 for ; Fri, 27 Dec 2024 08:57:38 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318658; cv=pass; d=google.com; s=arc-20240605; b=kCAcyZrUGHc9xcYB0G6HLPsGEkY0P64f5nZ12saF9QdrOwmIi0nygJInTOHmePy0Jn 8ulytxutKPJABJDsCd7JumPPJKXVrrx8+TxWv0Y9nSBUFKB6UHLDiBYrLMLLelZ+GboC MxhlqLdxROgaK8+fk2ebJQYhfIa+7z6RzMnmwn4UeqTGIM8YBBg4dEiT1vvivBuZwJvz OqB54SWe3Pf3rZKUtc3Nxz+JUs73Xg0KTGeTqb+/nSgZ/HS11d3bBtuq8bMNTXUQIi+n 5Ud5Y/EV9PL16SUq3cDJbGHCU5YsB4WIC00nF8/EROX0Ub4TvVrBQAtN0B/e1i0GS5FV RP0g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; fh=bYT6hDEs44LCAeEAtReH9QwHnvH0/N1KJcLDD4hFkK4=; b=LDjSoY4BhROYQP4a/kInp84a2p4ajM60x0y8RLfgER86caxqCbBAmUcFTIqb53ioS4 C833fHMmO8KciB5OGJ+hjv+j5qMOLU2bv+uX4Peqif4skt7omCYvxSZgOMhFcPhqpn4r lQ23Sfeu0gSH2mxmvdhEP89wv682eVISAJN7RTGGgbxQn70NCzYP5mW98LhFdt3Z3ypR sijOGv7hgidPWzC5wMV1DcxqES6EL6yRKOmhUdqk+idG7pTr9FZf/HpG6juQZPrN38L7 pkSK4sVKtYeQXFePvBgRiJmeqlMlJscJgPQE5QmGoGgOBZZ6oYBBzF+SMtQI3WXru37J KSxg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dlvV6fCc; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318658; x=1735923458; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=pF1F87pgt30ij2WE+uXCWMBdkQhrY41UgR1gAGYp8rLj25aW0EJki0zlO72iEE6Sbs 6zQ65pwf7Q5TreQPosNXJMBnBeeOJiZo9Tgy/rV6QnnJoZ1OPPLowqQGqty6sHo72AQn xYgFwP4C1PkxG2Sx36BsL0noK/9pIaneK/Nfs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318658; x=1735923458; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=Xquyoy9PkfRpxZOU4QaoF6HuumAVtoS+1U6rXFxdO6FoX0uhRRrwB0NAtjsmsEv88c ryf7aFa555O/vAuyxfPxA+D5uxI6TjtAVXE5tfT696XlwBjB0euACCFA+z42mq1kQXlo gvF7DuTtsc1qPF+s6F8DQWrMjesJS7NYZrYp/s2Q12cxRXN0HchjqghX+zS1piEyUSRC I4GcvMCSdHUUqEBmudOZ9343bq+F0dK0OJT6aNC5rIK4yH74U+7/JqvD3cwUVwzqEEm7 CgU1GwG/4VpJzOM7A9iyicb7xIpX6Hphn6cFROKSRo4yi78Zqj+nBoqGGmWfhIqg63de 6dHg== X-Forwarded-Encrypted: i=2; AJvYcCWCeS42GoQkRPNUQCfbSDkxItNYvLd+OsknZKgUop3aSa9bpogB5zybDy9TXcltxH9TJ5+jbuD0si7/unxM@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxSXoYDwc5B6uHRjE7/o45EelFI7b1oJiQy3OHvmYNiY0eKDJ3L meXvSC8A16TC8zrbKCXRvwH9vqjgVRz0scVG5idQDavLPd0CTvCBoKvkBatven49/7vTL3SPrg= = X-Google-Smtp-Source: AGHT+IFVCpC9mUmXmWkxVW1k2PdapFM3P2N2cPiRBbZchGufzIuuUDDVBHGJEmZLQ99ZdGPS5AwBeA== X-Received: by 2002:a05:6402:3486:b0:5d0:e73c:b7f6 with SMTP id 4fb4d7f45d1cf-5d81de2dd01mr20941643a12.31.1735318657910; Fri, 27 Dec 2024 08:57:37 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:bae7:0:b0:5d3:cfc7:9ef6 with SMTP id 4fb4d7f45d1cf-5d86de93a99ls358410a12.2.-pod-prod-01-eu; Fri, 27 Dec 2024 08:57:36 -0800 (PST) X-Received: by 2002:a17:907:a089:b0:aab:9342:290d with SMTP id a640c23a62f3a-aac2874a5f4mr2026825966b.8.1735318655944; Fri, 27 Dec 2024 08:57:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318655; cv=none; d=google.com; s=arc-20240605; b=PXapZONA/267ZWMiEdqwUFlTpzLkZRq8aTdBzjliWtNhdLRQzVV9tb/YVhJDeXeA9V DfKke37PldGQpJb5eQ5mqT0O/1MDKGYCVZG3Lwno0Yv2dfS4g/Uiw0fC1aut7EYgr66a Ho66C1KXMBgCg/HWrBbYaqs8ChkNUygSyjXrqEIk79I1/Ewafo12jvHPSKcnDyOjY01B c+0zclwVW9XTw46Vp0GUyM7hgL+h8pslLPiE9oH14KhZ6ku3JWh1dTrVJKr7JzWx5mqv bY7nwaIsdpMoMQpUXrgDOpIhrMMEAULJ+pUwwPZ/VGtTdeKaIhpo2Mf0bmHl2ZgUX9mp JKCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Mr8rvSiMKhhr7+g2wBjSbr4ZapMlTY5YRIRH4XPzpek=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=JbDB1dQaug38IhMxKL0xC8B7kdwvVG/IDdyUl57q+CdM2d7+DXfVn2NwkxrBAw+Hxc 4jYyuSPiWyFOiwM3QJjNj0uJK2uBw8t7E+n9RFCKmUl/Q807CBgIa2P7KyWTQZzUETw2 xFmJlFDcw1OLnkMyaAx9YAtYW/oVEOcno9FniSyUZnWC3x8aO0wxvzFY1I93Jai/3R5R wiogL4JLk7fzQfU4VjSjK+jiKlXXOc4kqD7OfFf16+/8WMiBwd408+8cdDbcQP/b1OEN tW9Mi2cBcYdsfb5P0IhTRb57zBtBnAprfsAUkiHVexYhYjiAe84wphZ9jLXX1j4jCOi9 rIlw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dlvV6fCc; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0efe505esor655392466b.19.2024.12.27.08.57.35 for (Google Transport Security); Fri, 27 Dec 2024 08:57:35 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctQpW2YrikpPq62rpDK6JmUF3DCxb+IjwF9WeVvd/4uu5MH3mRZl7AkVpumBcp V09TqTWp4QdJJbHT1MWO8LSMQhPfUH9odK3M28BkciXeeBUsnYVD2ISMXD3RRg98shidGuzTPsA ynZNwtXN/G08er8QS4kSO+rAucO3uaOrfuvmUDCpSLW255NPI4wXFuF3+DWu+OGbsJ1AwK1mFeu 3jIXWt9gaXlssVLfnR+ZAyfk7jFoYmElPLmBmR8fg5H8htaGF8G5yAtLDWTe1u9ro0KZMpp0Kgq 87i5Ly5QA8vNplj/sTt/yA== X-Received: by 2002:a17:907:d9f:b0:aac:619:7ed8 with SMTP id a640c23a62f3a-aac28748b30mr2647750766b.7.1735318655550; Fri, 27 Dec 2024 08:57:35 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:35 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 07/23] arm64: dts: imx8mn: add anatop clocks Date: Fri, 27 Dec 2024 17:56:10 +0100 Message-ID: <20241227165719.3902388-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dlvV6fCc; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index a5f9cfb46e5d..49be492b5687 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -606,6 +606,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Fri Dec 27 16:56:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3747 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 8D1B343434 for ; Fri, 27 Dec 2024 17:57:39 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3d6d924c1sf8267869a12.2 for ; Fri, 27 Dec 2024 08:57:39 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318659; cv=pass; d=google.com; s=arc-20240605; b=EwQp/inT7+0/OZ9k+048hWU3xUj6PZXye6pvWN1lXg6s2PTMupZj8SlJYH4PfrdnmI cTpQNYBK2DQ/6ogjpleIeFsTkoLW4dE+rJXjzZQo7S+QtWcxtzDYDwce1DXEecYzZS/h jM0SezSvLco4eTqV+cFkOYXCnKY4WX32jYQsVr2U/5+DDGq7fGTYK2Bjo3STaT6WLbab UFmBmgyEgvLrFqua0mLhZ1jVNKukRNfA3w00m91Xvv7MpYEYucuHUcC08yn9vgyz2BkU 1At9CPH8a+9EtTpcGiSv+X3FJ5uhMxFIJ2tHDwlgegNvJnbjXhvnyciPzPtsbzqU7KRT dN6g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; fh=GQJofxixLTmfBkL7EIqpeyo2SeS3b/bi3bHi0NW5MEw=; b=dzrAb8Rh9Y9yo0MmbHVfMpo32SKByMz+Eku2QIyqOPzMyzDnvOojKygS+NHnncN8BC BaMX4IR/Rb5D7BgZQOFCyZog85mUrugDCerSXJCkyrMCuZBY0qtGXEtwR7RoQy8pkkdo cI3NRIZmf0MVhQ8xQNE2U/+Ou7wGrxmnV2nTw/otU/OV47CPFYvYDv8RGEuLL8GLwGcC eevrZoXWh8cIul5+FoWySC4FV4YAaeuk3o3yjm9NGg13Eit9sVpAAdnN7ShRxKScZZPz 487HgPD4aheWBXwjv6P0MC7A7YGMyOnd5BnQ1BYwEtx/4LXr3Hy3ZyD46u71W0gCfFyD eIFg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QVdUyydG; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318659; x=1735923459; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=Vzdp1hfi5ZU8xqyO1W0lLFMXXLFDjxAu/bM20+EIHZeO5alASBueengGJ5vgDaQkPx kRLkbEjyy4ZbpWA9c0XC1tTwySIKoz0Sw49+90n28kU9VO5hQiRJUg1QdVLOYmiGPx58 HJGF71RrgNcL1vm7053aW9ivXZQD4rCsRA/Mc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318659; x=1735923459; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=lJMUUoe2xtid5gTzjrkHgSGgFqgvscC8m5TL/JaP66dxEgIv6NpT0RyiV0quyY6sXt flZssgOfycjaFjjil56Kv5T1eYbVzVIQ1CGKZdnszwTVPxZHFOgBZQG//P5fstLdkp7o vEos68KuHayuq1yuAoCxvssGbp9U1F01iueyf6adxBwf+LG506cVOXjNHpvXXAXxlYlz 8lDVZ7lwWVJfnKVWCYSy977BeftR/+x0FT9hlVKR6WfHUrCr79PHIjP+naMnnP52lY67 bs7rwNnTmRDDWul2BQgBKbgKueQGRU/r2hXHfOhMS6s7IfZu/rC+p5YfCgPKDJaE8z7x b5Xg== X-Forwarded-Encrypted: i=2; AJvYcCWk/85M+f8fcqFlY8mmHG0SL1Wd4wA2HhT/fSY/WjuVrX89QVkPvTECHI1BNZhLZ+zxpYu3svQwgDjr2M/d@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YylpaWwmWCSxKGRLU1ct68LyfLuYjOK916gw+gmmottSLrt/eGr sykMNBKSewWMiwQcjd8svzKEUv/pOVK+W7pTu4TFPS3EFerzv3Jl/HqOoQcBjZh+Wg== X-Google-Smtp-Source: AGHT+IHQODA/aEB4Ax95JBk6WmGZ/5PjeIY23Wz7sKn315OfHoL9N9tsboWyPYItQp4qE8xNSlALag== X-Received: by 2002:a05:6402:388a:b0:5cf:d078:c9dc with SMTP id 4fb4d7f45d1cf-5d81ddf7ff2mr29960636a12.22.1735318659226; Fri, 27 Dec 2024 08:57:39 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:550d:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d88fd7ff8els209302a12.0.-pod-prod-06-eu; Fri, 27 Dec 2024 08:57:37 -0800 (PST) X-Received: by 2002:a17:907:6e86:b0:aac:502:6d8e with SMTP id a640c23a62f3a-aac34451f26mr2612612866b.61.1735318657297; Fri, 27 Dec 2024 08:57:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318657; cv=none; d=google.com; s=arc-20240605; b=OTnRgWo81vYUSEb1/4yUxlRrGluLe/AEYVSunzCd7M260kykcX8T6APAEFpOE8x5I9 5ZWYTnUBi323EC6do+PdjTyNRuBcfM/rKW5eOnPYGsHQ0HycHwcbBjPUXQYh4g5fD7Pc yahORZvtdh6zXFkPasAlLfMjnRUflrVpcXKR+dOnCl/Nm2N8tvX9qnZwjNWxogNS5jvm YjBcU7qVafTo5Lo1ZOw/pPNvW+W/lqzGLu1Vn3gZ0yzM97z7xBCwVaSe3zsRTsSNH6pw 3ow4Zk8To9SAwbnOH5yhf+1dfXnqBd80AC8WbsuaWLAD00MfiZ8guIDDTiZBHrL36D7Q 1lOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JTseU8DWKtdHNNseUc2PJ1vcygpii+LlAX++fbmk+pc=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=Reo4XSx8x3mjDyd/zszIi/oOLxuZKawHXwDzipRJwdudBU5ULuaZqC7AJIz+hnwQWR te9Kmzkxpbjcsz6KD2e7QtSIat8M27bfsXOrzZlrFTmAu+FdKjQpllsOCsquGJCu3jjv 2L+QrAUpvcpBItZa+0sufusmcTdGeOwLbHtBEQEzMYU0ZKUQeeNrAiQVXx7PPRh9U/Xx i5SLFZjTtIDGZP988WzTUcVmXUnddWh678ZgSkG9s3+mKsGZFd1Vz0PutZbRb271Wri2 Hf60annNohSQXiIoMyS5360N5NGMk7ur/mSq1vfdukqlbJmnfslBg1Pr915lhRKQ7UtT 36jA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QVdUyydG; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e994f78sor558689066b.9.2024.12.27.08.57.37 for (Google Transport Security); Fri, 27 Dec 2024 08:57:37 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctBMG5QIXvz2oqZALA2pRRHIyCajjbuagbF8uY+3UYHEWi2vOj2bnY1YTUTnTS fvn+pcBI5wKDY/qRWiwQbzChhf8mhAmEIt7ZwEv2/CVKrm3Kl19jU3RNn80ioi9PRr3BKGadN7K BN5oGD5+YANpQom2pRMNGSaIuZkCr0TSHMppmgWx9R8TSiuSaSuIoLmPU2GyS3id/id9wEuOonb xXACkIK+/2o/6O5AVLpSDa3Rbzix19UqcXWR6fQ3z81CMFWRsreeuX24JNO1uPehQkqSdcL4MDG KH/uOkRdHRGBOuBGaEqyAQ== X-Received: by 2002:a17:907:7f92:b0:aa6:a87e:f2e1 with SMTP id a640c23a62f3a-aac3378ef88mr2400967166b.56.1735318656917; Fri, 27 Dec 2024 08:57:36 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:36 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 08/23] arm64: dts: imx8mp: add anatop clocks Date: Fri, 27 Dec 2024 17:56:11 +0100 Message-ID: <20241227165719.3902388-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QVdUyydG; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index e0d3b8cba221..0b928e173f29 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -709,6 +709,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Fri Dec 27 16:56:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3748 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B2B1C43434 for ; Fri, 27 Dec 2024 17:57:40 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3f3d6a999sf1180859a12.0 for ; Fri, 27 Dec 2024 08:57:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318660; cv=pass; d=google.com; s=arc-20240605; b=AigKKK0eWjimtIeTJl5vXUwrjCjlRGscbIQrZy7xh1qQHkaxazoD2CF1BidnqiOG3r y/+7FU7dYqETVaiYgBj59rLausBbSa5LXC1C1xTlw9fxzgb1fkBHkF36g4DuEBF9wrrX KLvAOy6m9dBxehZJeIiXHNdESasui6HVe815mrpzf9WMw85XnCdwPz/ZMacF3dT6klwN ClDXqISKnj8u3f8h9KjJvOzsSOMikOIaM3MiLJ+pyc5Z5XAd7LpQ2wM9LFa0bEi0ne5Z i8vWNllz4+dQXo8WXARJu3xxQE4NaX3hNq3ZqmzdtMCcc/V30TCtlpAxRDRM8jY/6llm /4Ow== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; fh=z8aotl62L7aIsLLn97ZKT6tjgp47Y5IkANzpy7YEYYY=; b=d266O6X4VIiYDvk8RBcRTcwKgSm4DPw7UaHZ6xLNB8ONl92O2ykxOJEi/Uv/1pJzOJ Cu1htW11MO5/lG2GJPVQ+sX+cbfcdRIeF+POdvlcN27DetTxsouLlFRu5uGKCUX4Zhzx tG4506q/RF7oRxjDHpV7ejCsNfjL5yJCxNd/ycAHjqP/CoeYgx1D158YnXd9qxFX0MJU bSTs6AuGah2k5qBm7Dx59sbn3V8mUm5FsKOXm0JRmUqlG/qN6SUfcZKXVgYjwORZsCPQ x4N/rgqFUn8ccIKCfaMrfxB/FDhzDlyWwgQW4wZW0puU6ATkFwgLPaAJSzk7H44o7NbA 4qAA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ViiVdGt3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318660; x=1735923460; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=XwF0/HHphvNB+D8HxzHZb9YQCZExkgixvMe6JQDfIWpZxzRu6/8SoEwK7/vYp2i+OS jU7yXKwi7rXzGgoYm/RkcJr1ZREMsz9HlvThWwDyl9nGL2xFJzX8kdDWFUvyXQkMcuiH fRK9rv11Equ6mDjca8plnO5+BOnepMwW53dKU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318660; x=1735923460; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=Z/mIV5kp9q7u4gJYN5m3U1WiBeKdcEc85Vv7aPRMM28M1va+F59UY8w1HlmPAum7/E 6OCiaHOCIAHiL4dsSxzYVsGekdgA4G1UnREBgUCdL8IVc0cjh2f2Unv20zKnDG1mFphh 6LS+kCrma+YctRi4WlufGwV6C0dF7IeE1BhE3iJQPDWIszjSqCYOjuQzYmPk80nnEsi+ lQwUQXIyvGoJbgJ6uVnpMN7qf4IizrUb3luXlZvd01fwXDOoplPkS+edKQaPImNHvUWX B9HygAbhhJ0a2Kj9OU7uFPCqVaXCJX8L/d3P1BFMpdCfrxc5VRdz5HsnsTdvm/wuYmxS D5ug== X-Forwarded-Encrypted: i=2; AJvYcCXG4a6Ds+4uLG6GhP0yfC/J/52ljnUO6+263gAkUQ/foVz/G8sNyCV6VSogynrSg5bHSpd24CGBjft+bqWs@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzwUr90/u5ALkMW38f4Gl6zI9aBqlUjSZHfkXcOxynbUTLNoYaX Yv5FZx8zRF9I7CJoWgcvLO5Sj6V2SM9a3G75awtxnGr0FftiJG5rKARzSCuG5ZQ3aA== X-Google-Smtp-Source: AGHT+IH1uRDpMQgml/r63iTUxahZrTo1za6Ms8idsfsd78O2oeXRmWdoAC1UMwkSb8DFeoDS71fpDA== X-Received: by 2002:a05:6402:360b:b0:5d4:5e4:1561 with SMTP id 4fb4d7f45d1cf-5d81ddcd24fmr26479698a12.20.1735318660430; Fri, 27 Dec 2024 08:57:40 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:ccda:0:b0:5cf:e3e9:1723 with SMTP id 4fb4d7f45d1cf-5d8b574f08fls52795a12.2.-pod-prod-04-eu; Fri, 27 Dec 2024 08:57:39 -0800 (PST) X-Received: by 2002:a17:907:7f8e:b0:aa6:9198:75a2 with SMTP id a640c23a62f3a-aac334e51afmr2414183766b.44.1735318658706; Fri, 27 Dec 2024 08:57:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318658; cv=none; d=google.com; s=arc-20240605; b=GsY3z+LLssWymBmY+2IpLiTLBLi7vHPazt0pNMVbCOrlYL2O/e40TJzeaclczCym1d w9KvYF5l3BIcaaIiQ6nqg4XofsCvvLEzfpFkUSMS2WU77td7VCNqmyvyKyo84NBguncQ Pp0+Un+YsQWOtK8LZKPddwgIK3QCAiguoVXQMeHC6tut0Z20UwTTBeJRVY+xjxqMu1+u H7Rjnh3CzGRE1LN7Napx4Cv2BR+qqs5aZU+o+RIBnLYrauthW+NT1iZNg9qs9Iy9rnij pmTpe64mukxb9A91iEG0PtZxm6d7YxZ/zdLX9BMm5gi57nqJp+KHz2b5Mq30+6zweQm1 R6Tw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BHj8xJJDjB/nn7+FV+WNgNcGZHPneQlK/63TZumKERk=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=jdIYkvJ46R6qsxBBwtQ6obZNRXrwzYZEqcwL39EkJCQ0sCL2oRs6P+OMYwG7er5svJ 0v//gSWwheVFNtsoS+KGlBpW7tMjoNmgT4/86E08UagwWrPm1LZ8A899Nwxr1KfJ3hYh pjukCwfqXpCCmJMhmON+D+XfDHb2Qu00TpvIKPTsIGgWcdAtX2fPwelhrvSvFj6NeF/z F923AomJWHm/5Niazr7fEDdhyHCF1R/1nUgv9aOrX69mwJjVEo4vakYMKXG1/LiV0vie pes591brYG5Kcundzk2hkJAv7HZqMxrhjrF9M3WereZ2fnc5NbubEqpLtO0+T3lSVfVJ +qMw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ViiVdGt3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4fb4d7f45d1cf-5d806fce394sor5731826a12.10.2024.12.27.08.57.38 for (Google Transport Security); Fri, 27 Dec 2024 08:57:38 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncu/3GGRKFETGg4gdk1Jc7wa0u2exUd+PvH3i/hqqiqxlIMNXiB+E0s1NSDiy6N ZNq2rOPIVR/ouOovaXpiUSqpUBmkQMrUmmypFCfekWWQTi4Jc4GugW1bZcCHnD2MEzR7HQb9Fez LdbWY89lUoTmX1GUgosOI+hUw2+9eQqllSc9G7K/zuCws2zRJPT1FaQunc+eDgmFDJ5QCblXy8N JjkLUj49vENzBmv0/guprjabm5oObqWiCRRauNS3hWd0MMeMU1AEnpidA8E+kW0DqKLS+GtZwV9 UymOjzvo3f7MI2SmuoVJ8w== X-Received: by 2002:a05:6402:1ed3:b0:5d2:73b0:81ef with SMTP id 4fb4d7f45d1cf-5d81ddfdb67mr28928804a12.22.1735318658268; Fri, 27 Dec 2024 08:57:38 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:37 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 09/23] arm64: dts: imx8mq: add anatop clocks Date: Fri, 27 Dec 2024 17:56:12 +0100 Message-ID: <20241227165719.3902388-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ViiVdGt3; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index d51de8d899b2..1d1424a136f0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -817,6 +817,8 @@ anatop: clock-controller@30360000 { reg = <0x30360000 0x10000>; interrupts = ; #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; snvs: snvs@30370000 { From patchwork Fri Dec 27 16:56:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3749 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 855AC43434 for ; Fri, 27 Dec 2024 17:57:42 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3f3d6a922sf3848202a12.1 for ; Fri, 27 Dec 2024 08:57:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318662; cv=pass; d=google.com; s=arc-20240605; b=eIKOkNu+EuJY3QqIf+eCF0uRm2FRgIRWvmumAlDFrW8JGcOmDlJgJcsPExGAs/d2qc cPOk95Fgi3ChqSO4RASoO5kCvB/qniO6aytd1SVrG5bKGkzyOGhNbdgfhdeCSMzL6uMf PP/Js+q7vSC07n0q86UQxumfhQdj6P5rn9meWQ511vHuSSh0Odb2mn1qHMG3Op1hISZs 6cAtRvfX8gSAWG9v4vrsQDDHFTXOZfmAv6gTdxyvMrMz/C1EqUqrmpZd824HtnIE9Pp4 4ZYEUOiDZOIvgNpGF1xqXgigO4M4QYaGbEteTAKYnJuYpUAiW77KgdZUCp87gRtUeOjP yKXA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=cZjs6K1YFJKDBvyIJeQRykkT1rz3mPG4AwmYiZll1eA=; fh=Prlhyp6jyufoKEHqXOWjzq2Is/EEbYs6RCUjWaUynJM=; b=O5Ogogv5VpUa780UHP/N0UEfpXtxkJQn2CyrpD1KvUVdPUl3X4mo8pmKXBU52TCQBi oFqqH4PugnJxmO9MDn+WCcedWO8j65IMboQKAcJHpnNHfWJ+Cs3C4NhnVCWFscErFqfC uKdRbb6ysHj+m9HCrbLYVJieRYp6yxODTeC6+fbUPLnqnFlvQzDsMvogDwgiFLSyAgw0 j65VM0Ebxod8ldyzFJ0w+l7RAtcUNXiZkGIhN9s/AvTNgMqM+MqTFlcl7xN0FOnzM4UQ BP7zI+Ug41oEmHvfsPROtjaKvdYYXnZgPF7x5g6XF6w19QAdY48zxioHVw6+rnc0WK07 XotQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=aqVe7fQa; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318662; x=1735923462; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=cZjs6K1YFJKDBvyIJeQRykkT1rz3mPG4AwmYiZll1eA=; b=hhsxpsRVlnrJmpAB3oFVO7j55EJSETipNlDDIcefcgmdaC7PTR/yrnuXfKy8Z59QZi M0DZ6eKFZsOmWMhJUR6zs8kzso26bSAUIXUNGQfppSAnscekDd9PlPCLVUqv/PjqCaM5 c7gj9W27iMGCI4TFMSmVbqPc7RsrMUVFlLwow= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318662; x=1735923462; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=cZjs6K1YFJKDBvyIJeQRykkT1rz3mPG4AwmYiZll1eA=; b=wPCKXlGlVlfXVaa3X8BleIhGc11BhWdN9bJSJta/vSyMqrDZDwqyPMt2oSfWZOYMKd 4qdhurQQZNXLEg5+mJ3v69ZaVUgQf0h531WMHTE1olXNQTOsGYBecqakvbmqN7784yQC 7psXMSl/glKX2t9uisvZn/3KPn+yyhq6BHUcRBoSYNX6qM5+aDSdf1aU5PTrg/Rqe43Q TzWfAAgoJnaiDZjSAt7Ot9bg9XwoO22ONa0baB0p+hOjr8hOck2Y4U3ENtWMbHxzUw50 mLxyPN018ME6RxDZSimyW/DEdUKn7jUFe9aeVBg9eVBPcbRteZp83qrZEpEBVN+3hyKt 5rXg== X-Forwarded-Encrypted: i=2; AJvYcCXY4NVu5JtqnjfdnRjGjzuZZwnW1mI5RUgMlcwAiJH6SURozTTxJgzjjB3mcbxbC86+AD5YA/LESNvUSvJ3@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzyeUZNTmzOQ1tERUNKA9WE1e4bEvO8Rpp4GfWnsUEfWi39m7Hl 538Mta+UFHQYeQKAUs419caml84zUwV0fATnF/3LMZZX/Kr4GcOWi4Jh7slnsPsX6w== X-Google-Smtp-Source: AGHT+IHDt3CfkK+iNB0Nv8xzysd5LmogoSd+8dNUbziMpud0x7om9Yw08c5ZvgX39SNPPPYx5u6Rrg== X-Received: by 2002:a05:6402:2346:b0:5d3:bc1d:e56b with SMTP id 4fb4d7f45d1cf-5d81ddfdf76mr20616162a12.16.1735318662153; Fri, 27 Dec 2024 08:57:42 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9987:0:b0:5d3:ecaf:6210 with SMTP id 4fb4d7f45d1cf-5d8b86c7b44ls89004a12.0.-pod-prod-08-eu; Fri, 27 Dec 2024 08:57:40 -0800 (PST) X-Received: by 2002:a17:907:7291:b0:aac:831:d35b with SMTP id a640c23a62f3a-aac3352c965mr2297730466b.45.1735318660309; Fri, 27 Dec 2024 08:57:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318660; cv=none; d=google.com; s=arc-20240605; b=lEKyAkKaw+WDHy+rhl8MCtr1dE/ajVu3rvVPqomNZVz62AVuv2PsXpYwkEIUke1JsR 0GU6DT466ZKGTb1udZArOilpargqIrZ5oTIK/7VBObtSPDS8Ruxt76IIOMbTITkSbyJo TsG8dUqLsRVc1lbxbkvz8QIc0cl/3gWz4Z+jbD8pwjTskO9Z1IeCjWSNtacydVx0Usoq zFwYFzcMCd+/YCzH9aFoQlnpKmPi5lRfjHs+Y1vzzfPM0qC7BrC2mKB9HKpWQgfqTMiK J0JM1vuUeaCayxEwf6iPxu/NuP6HBXwj/ijT9BFt3rfrHX+rm322iDrDjfBSrGjKznpS 8tWA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=EXkTXrVS+/nRJltLKdRuy9fqF8vJTsINCmAjWzhQ/Xw=; fh=2TL5gdVAJyX/yhk5/AxHrADrCeVz/BiuKBD/sWsuHYo=; b=fIBHVrqlkkRJT3gaeRy2uG8EMO32J2QtEcO1ELp4/1FbBlfKP2oYWQDYnSHSez61OO buO4lSoeZX9dOy8NfEyfXOLo7jAgXKk8fTY/bD6WGp2A0Fxp3M5tYwraNiYK6fDP+5OY OqGjtZO6brvwGnRXZOS/6EgpjWBuVRGnoHMgAg1svmGa1DsXTP4bY1Hor+wTHtRi39As xHPlQsWSsb+zrwTwUEVX+IomhMxsvz12AsPc/HovQt9fe0EVnTl0+wRIxgtXJ2QFUby3 J8TH17Gk63n57wJXPTmTC2f4I9SlYT7UltbTuwITRsyi0T4x5kAlZ5HtaWHNwplveWio SH8w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=aqVe7fQa; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e87725asor341777666b.6.2024.12.27.08.57.40 for (Google Transport Security); Fri, 27 Dec 2024 08:57:40 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuenj/ojW4FGunvrEMQUQvrbxfTpyylnzTNDJD1cQ+1LJtzX7h4RHQPUACpZrg vFCJA73JUMLYuwewT+XNivOIz3eEiWaQiLfYUgDkFJW2lyClOif/4b+PHcSWdG0mm7kfPkmlf/j 0caXfPBRIoXiJI7qK9+ZXTJvuRizVxx6uuVK+IY5UikfG0uPVKf6zSslTFgIGUUDZXVgb+GzNk4 YRKTNC9BpnQXOe8ledw1q8gN0PGBX95GTiCJgfZBehp2EoZi1zkGd8F/Vbu1/W1bFRYTCiUhKMB hA3BtZubZcOfTTJSE8o6oQ== X-Received: by 2002:a17:907:3d86:b0:aa6:9eac:4b7e with SMTP id a640c23a62f3a-aac2d455458mr2795714566b.30.1735318659824; Fri, 27 Dec 2024 08:57:39 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:39 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 10/23] dt-bindings: clock: imx8m-clock: add phandle to the anatop Date: Fri, 27 Dec 2024 17:56:13 +0100 Message-ID: <20241227165719.3902388-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=aqVe7fQa; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Adding the phandle to the anatop node will break the ABI but will allow for a better description of the clock generation hardware, making the dependency of CCM on anatop explicit. Indeed, the CCM receives the PLLs generated by anatop as inputs, which, together with the oscillators, are used to generate the clocks for the on-chip peripherals. By doing this, it will also be possible to generalize the CCM driver code, which will no longer require the platform's compatible string to retrieve the anatop device node. Signed-off-by: Dario Binacchi --- Changes in v7: - New .../devicetree/bindings/clock/imx8m-clock.yaml | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index c643d4a81478..b23e639e6389 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -43,12 +43,20 @@ properties: ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8m-clock.h for the full list of i.MX8M clock IDs. + fsl,anatop: + $ref: /schemas/types.yaml#/definitions/phandle + description: + The phandle to the anatop module that outputs the PLLs, which, + along with the oscillators, are used to generate the clocks for + the on-chip peripherals. + required: - compatible - reg - clocks - clock-names - '#clock-cells' + - fsl,anatop allOf: - if: @@ -109,6 +117,7 @@ examples: <&clk_ext3>, <&clk_ext4>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4"; + fsl,anatop = <&anatop>; }; - | @@ -120,6 +129,7 @@ examples: <&clk_ext2>, <&clk_ext3>, <&clk_ext4>; clock-names = "ckil", "osc_25m", "osc_27m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4"; + fsl,anatop = <&anatop>; }; ... From patchwork Fri Dec 27 16:56:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3750 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f69.google.com (mail-ej1-f69.google.com [209.85.218.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5963143434 for ; Fri, 27 Dec 2024 17:57:45 +0100 (CET) Received: by mail-ej1-f69.google.com with SMTP id a640c23a62f3a-aa66bc3b46dsf587321366b.3 for ; Fri, 27 Dec 2024 08:57:45 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318665; cv=pass; d=google.com; s=arc-20240605; b=HaUBfU2JnTCyiFDDi6gCGstaBVGLSftQk24R4LpNu0FAwvnVea6nK99ihaeZXwltBl TPU8o4tpENoS4fmGDPMWt2w1P7HlV7mfIM5N5wDxZF86ROZWLUvE8qT+r6IXNXejKQYq gBDEnF5kRifm34ShcHB1u0CPPbIAOaS54Sbnc0jMWxZm4HnWYL7JxB07bowDVTtUjuRw zfskGLFSxk322WNTAdv4VkQsDiYDKQjzo1Jg5nZ0FlXm4v+Vvauh1tKqY0AGrG/QY45C 6Rgjz9rvWN6hCHB8pToDonV8HF0gaPOitOXTHY0XnAqSxp+Z0bERJpUJ3W73j1us0/4+ w1Pg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=x/EKxVbHqc8216bPXEP81bVmdyhgPKZQsn2UhxHStX4=; fh=1r05CnstwfZDiyYChERR1srMVXRqonZoY6r7VASvV1c=; b=h2PQmc6/Lyt8zO/Je2tVl66l3J4eaW9SQ7vVRWxYxIQ0N6jynjUUaiKHZzAbBu0hx1 e7aqUgMXCfukqO4l602fUuVY9qjYTW5mEhKUvjG/5wZDrKggUDwM0sWXuLb/y6ABpFSC B+S1PEUT4sdEcoD3GkoCRfu1e9aOddKBMYHRjPT04S9JXdYo35P2I+E/C7M211BbuATl yVsUFgXzXCkDv60qZsO077+UUdmM8O/94f34Rbe5eS4WvF+JaLsadALM9WecrEpvbfkJ Ki0AzUoEUddjOqJvQwg8JWMpxA+BnVsklTNtzFnlKOofuKdLw+k9AIDJ7frFWc3TwUna 3khA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Y78xvB1y; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318665; x=1735923465; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=x/EKxVbHqc8216bPXEP81bVmdyhgPKZQsn2UhxHStX4=; b=lWAiGZlT2CaguJZ1Ud8HYK0bef+FEd/XZW+QWJ9BPNobR/PIPvHrA0BXbA6gVYuOVw TL4b3gcICs9piBpoo8eEF8f33AByKKEX2DZnMJACLUl+2/2gteGby54lGYL29x5PCvUa aHIcarRkAHLy5cN7YpD9uQvioSC+U4eHSnTzA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318665; x=1735923465; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=x/EKxVbHqc8216bPXEP81bVmdyhgPKZQsn2UhxHStX4=; b=itQ1Vp3UzGQ1UegK9JJEg1W9sPCmWKg1emOPKQuaicX8xx5lJGRtDYgmh4tMzcEZ4K 8GH/Gwc1FajMonRIoIw1qnnA0bL4D51rgisTFzs0KVJ+u2OlLr+oV8IaQxXgxL5r+NsL iQnB1+Jv6c7p1tAe1l6eoQfKSXaVYgx2G8U/xGRk6OGnqBYCnyYISEBHYwirS7/EQYEU T1LYKintdUJejvC7KePca9Uk1T26XntXVMn/qTNHdFvK+YjWvrjWWYYE2xr67ViJMTfZ jCebFngYbxYPW4MqfE3UCwxsRuZb0lqBfe26jR72D5HetNI1WOSAiD/Qwu6Ef58+XOhH RJew== X-Forwarded-Encrypted: i=2; AJvYcCXjv8HAHhEiaGKHbuJW0aIU1KJlQ8EKcvReWngZGX+k1UhBR9wSRQIGU6msISxkWJyBolbw/iOhJlwNT2gA@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwWQPUB1jZ4NTJxO7kyfcwfRWIF2bwoTG4KYZFq/T7jqkqS1G8N 2xYauOFoJHidLXLT36mKzL6aRIlhKJo+CzLgdjUKL+kwp+8STy5Py8CK2bBEBiTRrw== X-Google-Smtp-Source: AGHT+IHUch2Q+fpl1XYs6QnwJXXRPtch5G8OtyiaGpxMM03XhGUDRKZDvWd+vfLRr2JKUGHlD7TTKw== X-Received: by 2002:a05:6402:5204:b0:5d0:ced8:d22d with SMTP id 4fb4d7f45d1cf-5d81de05c3fmr69996236a12.22.1735318665002; Fri, 27 Dec 2024 08:57:45 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:a455:0:b0:5d0:e410:4698 with SMTP id 4fb4d7f45d1cf-5d87a5d96a4ls739081a12.1.-pod-prod-05-eu; Fri, 27 Dec 2024 08:57:43 -0800 (PST) X-Received: by 2002:a05:6402:27d2:b0:5d0:c697:1f02 with SMTP id 4fb4d7f45d1cf-5d81ddc0609mr55996687a12.17.1735318663192; Fri, 27 Dec 2024 08:57:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318663; cv=none; d=google.com; s=arc-20240605; b=LJAzJjo+SB0cf+H1HznB7jAM0liX1HWQpTx5aSUyZaULm4Vj4iFB9GHd4UGmA/8+3r 9Fgq+4Nc6yYjLTj5n5i7odyJlz0MRQSeUswzIL1J0RQdtQdEJ0yLt85apFE6KEmKLdXl LLbetTPRB3kiZfN9abU1x90M8NhPzJA+vAkST7neR0RddE969ylkixqvCeDo02ap/yzj OGp6n3Uf/phJ+pk+uMa/K483X6bV3mK+QnDg3wgN5S+ulWe/SIidiubKasumnpJoWFag l+K6L760XbbuIl6m4fKGzuvZlaZJs0qEvDSOjMzAH/wK4uqS4sk5/lYTValgN6le4Hu4 43KA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2+Ol509AXN9QcKlnnsRu6lr9QP7BcBqQWxrtIjE7WLU=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=BozWMOdhWqv/Xhmq5h5lSW8qmCAEjw/965HuhaBRDsiX+iEoTD3A7lGfNgri7fXgH9 X+BKX8bUxdNjmQXxMmzrvBhauPgd8B5XHi3juQHAU8lrgfnMmxaQYGgd5K0e3wLiN1dI DVgXTB4LaIVpkTBvEthRzMiaX7bPd/KekTXcfG8xFqPPNiqRFqRBiC3mv8Cv9N1SFFAv sctgLmmoI8fBsfuWvTkjlfeXoRSenHkiSy0ivfq/BR3rKLAJdhl/tpIxDHaAQT8HCo2G oukQK/YTGhOmGPOAg3kQ5pjBT8CDOPRQtokHKSaefIDyyOYvXH/9oGkh7Q+00LyQrHCd lYoQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Y78xvB1y; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aaebcfd7717sor340229666b.19.2024.12.27.08.57.43 for (Google Transport Security); Fri, 27 Dec 2024 08:57:43 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncs9bd8BhADeGmT1recBkV8fTRQXSCcum0MokaJt4lWHgWGGZuOCPxfUz50DMbf 0CLPwgBACVEXkO5tQ8nGOI00Pr49MzEspIxDUlRQOc0ju8YO3bq5TD9AvuIpMeQKfiykFYigbtx PyjHXdbPlQBAFiMnd2eHBx1T/EBTe02+IBKhXUDcADW/rRqMBsHxLA7Wm2vuqO3/THmLbKLyiit +01uR18C0t8QeVVzM97tGnQfLbvNk35Gz1qNrXT2SrQwBtFqP33yjspiIlmFZGsLT4LyHRDixym wdfUM0cDjEmdzm3WTZateQ== X-Received: by 2002:a05:6402:3206:b0:5d1:2377:5af3 with SMTP id 4fb4d7f45d1cf-5d81dd83b23mr61279573a12.5.1735318662742; Fri, 27 Dec 2024 08:57:42 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:41 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 11/23] arm64: dts: imx8mm: add phandle to anatop within CCM Date: Fri, 27 Dec 2024 17:56:14 +0100 Message-ID: <20241227165719.3902388-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Y78xvB1y; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the phandle to the anatop node within the CCM node. This makes explicit the dependency of CCM on anatop for generating the clocks for the on-chip peripherals. With this change, it will also be possible to generalize the CCM driver code, as it will no longer need the platform's compatible string to retrieve the anatop device node. Signed-off-by: Dario Binacchi --- Changes in v7: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 597041a05073..b1a4cc521bf4 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -645,6 +645,7 @@ clk: clock-controller@30380000 { <&clk_ext3>, <&clk_ext4>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4"; + fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>, <&clk IMX8MM_CLK_A53_CORE>, <&clk IMX8MM_CLK_NOC>, From patchwork Fri Dec 27 16:56:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3751 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A78F143434 for ; Fri, 27 Dec 2024 17:57:46 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3d2cccbe4sf5135235a12.3 for ; Fri, 27 Dec 2024 08:57:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318666; cv=pass; d=google.com; s=arc-20240605; b=bw+7MWQ1/5lzMJdZpTYjY9dwDYIz6DTPJamGHAOkwT3bbwNfLJizKBb3uGgHD4fUTA nhcDh/vM6xuwEwPdJ5HAJY3Hl33k02+f2e0XlYFmy5NAdianTxlpzrCaFZK8+YWWEXp3 kTH2Jq2SgLNOEJMp2oGR+N9XqLNUgGVio04TL4JdJyRJBXdcpKXm8w2XrHRMCnxKHPTH 7DWqeM86mu8M+1WSDUrH+d3bmGvuIW91rQhQBg/QGAmp1BQt6Fv8FsR7bsiZ5ZDnaetD olRenhQAYpc41W34daO1ISP9kt5Z1NRm4zLmuR2FRGEmRIfVq6TX/JTz/Muse2He7FSY n+Hg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=KmBXbUxzY5yw6SBBAUv2AeRH+8e5/uxPNRFCtlq8DYI=; fh=FFvTTFZB93YucjbBNpno+lJEob+GteAO3QITG5/4c9g=; b=UymLEQ08wBqeurhC7oVxaCAJIbTmDlMoPS6mSoRiKaLPLmUD28Gux/JgF25MpeRiUJ GJJO2peEdmM7ZHQ6dQTPNEzRrPcGxWdFmyntehJYZoiVKnGYYv8Y3zMPNQZYY4hzu26n APDQHr6uR1PIl3Kaij9t1Mc51PK0OPZUtBWSsXafCEDeDkmCmDmeIfE8EgykbK6lkNOU 3+gd6JmBmwYx6BIfdrjr3FPyoOmO/oQAIX5pLHF0VB+FfayKOivOoXyWQWIWXHzFB7wu b2zmhF8LL1eDJydcDiIHEI9JpbsVBqjQJcPh+UUd1asfJ3riHkLvBL4QDnC61em8jzhf HDHQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dvMzGFnE; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318666; x=1735923466; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=KmBXbUxzY5yw6SBBAUv2AeRH+8e5/uxPNRFCtlq8DYI=; b=bP7X2rMlYl++C6jeRJ0Rp88OEFcfvlJ1jLuWn3N55efprJ9lvcUitv3P7RQee1KV5Y CqAYriGVXbMJYzdkabDH3fOzNY1jhhZer4dUGLrzoM/DTUK1g9ISftZeVsLdZzQH7mol pg5VzApa5q+oTRPwZ3i6TIbTKIxNbyzpNMkIg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318666; x=1735923466; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=KmBXbUxzY5yw6SBBAUv2AeRH+8e5/uxPNRFCtlq8DYI=; b=PdgVl7OuV0FeHiNtQEihgyE6GL/jfnmG89A/kUxSu11HhYKTBmpdNixPI+0hUKKgnF dsitfTVGF4H+8zqVJiDIDzNRPCX3YjZwVQYlPQdorhDpT2hHtaUlCLhkc8I8mMDfARKF vpSAmE2ziPcUTzNTyaFT/Tmd1wnNBBF2h17e1eElzbypC51cdDOwaWisdoeSSvZ9eRxu cq1i/b7NJGN9xiNF/PgIjCdKcLwbdQ1tGKJOzUIBK00EgJfZ7V7iMNTDfhCyzrN7sq/r gsZzbcdCQ66E6AFJHONricPxrfUi15HPwgOcsVFQWYO3/PIn7Nbu/WYL8Pp3jXVXdAV0 aC1w== X-Forwarded-Encrypted: i=2; AJvYcCUSgqBlMOz2l+Lg+ku00hrfZmH4t2o+mBZi5mOVFb9NodEaVlbAmDqukHnJwAwtQWUdTVzA3rbkD7DzlYAE@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwPAYRC8UQaCpnShT7HP5XZCyuZN6VR8hCLIhOK6PQgkIdXyuyz 9wz/qCfn2cF6dX6HtSMZqxydcspyTGJFuzmfZ9a2iwav35dGsHP7D+b7A0GTtchURw== X-Google-Smtp-Source: AGHT+IF4nbAtrVeHK91wEpn76QnGLv4rYRAvd/HGf2G8RpbQ+miOKyQXIxo2SfwDM8HS/FVPk+H7Gw== X-Received: by 2002:a05:6402:388c:b0:5d2:7270:6135 with SMTP id 4fb4d7f45d1cf-5d81de197fcmr26909714a12.33.1735318666372; Fri, 27 Dec 2024 08:57:46 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:db94:0:b0:5d3:cdb1:60e with SMTP id 4fb4d7f45d1cf-5d8732b4878ls268623a12.1.-pod-prod-02-eu; Fri, 27 Dec 2024 08:57:45 -0800 (PST) X-Received: by 2002:a17:907:a0ca:b0:aae:8692:902b with SMTP id a640c23a62f3a-aae869291b9mr2075057566b.31.1735318664565; Fri, 27 Dec 2024 08:57:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318664; cv=none; d=google.com; s=arc-20240605; b=GyOBX1LmeF7nbJ7KH9D3KidcX3UxKZp3wZ9xiX5174jP+vOinWJJZPTquNj2C9quRo n077AsiQ5aQUsQ9ayxnVYBaNk3pMuvbbZudFaiMRRhjSUYKTAmK0PSyYAxU0Hug0klhp THBlXMkBtrYcZW5LT9Iigu0qCESJpXhCKDwLkyVFAxIjJIDzyGeIIi2TcdndHa+ErlpL 4RFTMXSrao1oVsYqxzUinSfMQ/ts5G/kvjitJnn2jh8BhwAJcNaOLNMsJZvvY14NZdDn XrquOEvBa6j5vGTESp/NurJLOLp0XsufW1zugD8AyAKSmJ0j0Lk+XSjhBBVxAMfwWS4T UtPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=S3H13EAbQnYh5KL130M+yAXwGl0WzQAYvdh+BFvfpuk=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=VNcdsUmfWB8zJiItDoIz5v18njRVojeXdzCN2wJeSX/czF5fzt3XcxBnPiZJj3bx/O xxX2INzuQNo0PFW+eBn23TBzm3DDModUBslQtLKeQ5Wu4Quv8AdSyu2MpwrSKbZbwyS7 ZlEekc7wIW30OIqZ7IpdPG3GsinRfImDvm12+XEP7WWws4QYeObDJzJIxOV0NwzCc9ZI kRS3ToRurTk8/+Nl1Fw+w53ScNLU75ELoX4LGSJigrnAiHEqXvgqJDrf+8Z1Scrrgm/x GY7TzfOEXG/h7UesbQaRGxlm7sR9D9Bw6wxX+pXRq8dXdipWNjQTcJpeolMKvZiirsf5 xogQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dvMzGFnE; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e98e4fbsor543425766b.6.2024.12.27.08.57.44 for (Google Transport Security); Fri, 27 Dec 2024 08:57:44 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncu9TpG883PihYyOV/cIEevHxMBHbP+MEXFX4Ib0mriu1laXPnhE8JCGyTjQv/B h7brpTkvjHTbwqC88WYwdY3icvzV3bw8MqyS9Nse6Nh9xY+R5dWFpYVrJm3T/sxhEjTP6OvyJ9I s55FyRPGqRcTMTc5SlAQEbQwji6UyFRaW8PhzQfvHIg4yoDUvPB05EvEsKrzMa+aBwVYGSoHXaS 6vv/nTx/dsSVi3hDhk2K0rE6tBPyP4jmAxmjYmoFE14LlfrvEwaT3eXYbcZf5roW9eqFysY+QWM XXqtym9JMIaPONnFq4+dJA== X-Received: by 2002:a17:907:3f12:b0:aa6:7220:f12f with SMTP id a640c23a62f3a-aac2ad8abccmr3008858366b.18.1735318664166; Fri, 27 Dec 2024 08:57:44 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:43 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 12/23] arm64: dts: imx8mn: add phandle to anatop within CCM Date: Fri, 27 Dec 2024 17:56:15 +0100 Message-ID: <20241227165719.3902388-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dvMzGFnE; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the phandle to the anatop node within the CCM node. This makes explicit the dependency of CCM on anatop for generating the clocks for the on-chip peripherals. With this change, it will also be possible to generalize the CCM driver code, as it will no longer need the platform's compatible string to retrieve the anatop device node. Signed-off-by: Dario Binacchi --- Changes in v7: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index 49be492b5687..68efa77535cb 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -646,6 +646,7 @@ clk: clock-controller@30380000 { <&clk_ext3>, <&clk_ext4>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4"; + fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>, <&clk IMX8MN_CLK_A53_CORE>, <&clk IMX8MN_CLK_NOC>, From patchwork Fri Dec 27 16:56:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3752 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 1C21843434 for ; Fri, 27 Dec 2024 17:57:48 +0100 (CET) Received: by mail-ej1-f71.google.com with SMTP id a640c23a62f3a-aa66bc3b46dsf587322566b.3 for ; Fri, 27 Dec 2024 08:57:48 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318668; cv=pass; d=google.com; s=arc-20240605; b=IrjjiJeYGpNKQwvz8n2Ibg5cdsv3diV8lueED7wYCf/v/oZrXvp8UvbibEZlQwDc7x ILjYalf22kPVvc53TFckcPUOj0eDEKHcAp1i0/IZttJ3iUmSf307Ui9EqsgassrvFXSq GP14vH2vhdPEh4oaoWF2mHClE5ysDiAMZY661LrtzBsgs/Ac4/0ltOXgz0wu4Sbw4itz CkAw8VbHk5nIyvMbqcby9lTG97qUrjIPtKzggvYOh70vQ5KgySSWymAxJpUE43SK8zCH 7zVZe/vsg1ljV4Y65QPgo8raC3FLUb1hw51UNxmolJkTIWaBopkAAtXNsC7JkSjDkD2Q BOgw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Q2vNKHdwyFkk9n93s5y+t+ND7fpIcj6VLbROFlB4lus=; fh=2C065IUe2Q2w9e17lOgLsFWvieW+UqYZ9oPqS5r4rh8=; b=NCgYwH0ys4uLz3tnvZS/Nq1+gXFEg8d9pwdtCERvU0Hq1HpSKa+w46n9C9Wb0sZOG/ 0KyZ4Ez04F0vNG3tEaXk8lNz1d9hzGDWNtEL/BlwhDw3iDKj8krhhCdS1t7cihcReROB ub05UnAtlztDp1uddW9mwznIWzRWHMgwneklR3r3WZFk2pOM8aYtLvGSCCaXADa/lTZG LPmUvbSXX3yIE/LM1Bxd9AdZ4/TEsgMn9DA5je7wqTIDYsM1QQbMRpepAx9c8qngOPOo 4+q+lJ/QsDgxuvAKuh1XIgv5hsTnhZQ8aw664uBoJSPWf+1x5aXfQFtpFdu2zEhlxkbS bnOQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=P+b+ZXYs; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318668; x=1735923468; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Q2vNKHdwyFkk9n93s5y+t+ND7fpIcj6VLbROFlB4lus=; b=Vpia+hjHB6DG2p2LPLF/HpyWq/Ujapkl2FSJdavqY1B+otwaJVRxL5sh8Ku7UJKBuh ERlAiwzbL2cWtBMbfPkOOOYxoy3mT8AbA6jdH0g4aDuYmzl24dwXGgxRT+HhD5d92eR4 7KnP/QqaSwE/kEVtIUNicg1DKZzWt+sEmbeg0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318668; x=1735923468; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Q2vNKHdwyFkk9n93s5y+t+ND7fpIcj6VLbROFlB4lus=; b=cwqw+u3SyE8jTA/Hrx8VXyYmbhYL3yxxHZj6o0V1xx5AvIwLMTYIzy6xeDFOZsHQJH 4tAOrYlL32HKcXE0FLOM5wLFnFCtPNKTUkSZbqypc8UVxnH9ywUCDm8kXUPS4ng62FMK PZ5Z58iOkaK+FTODHIZ95cmPM8PsyjzrOnm8XqEr7eJkYCq2HuzcGWd7xgFYeuvxtgRF Khp93YRb+tZ+v37XubGVv0O/IXz6lVlJaySQiM2D7KqF7qKbF3LDZVA+jFq0dvpRHaZ4 wSS9qzqzNyqZgQrZROlq56106RXJmDueh9GQt4bh0g5ox8zJfRyKciNSNuIu6aYtLZrD q5Cw== X-Forwarded-Encrypted: i=2; AJvYcCXrMMwl8TtxLzbLWqm0+nxv7VUuAvIo0H3rcJwdFSQ18cdZgGINUiSbd6IiSbjkcogOFOVMuzUEUiw7VS7O@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz/N45QWMJaBpW68z1xKw7FrqMLlxBk0zFvXAb2t3zMg7mSTyum CdH4QBlLlZVlNP9u4VhZlmHVP979KcJDRRCkNJi0B9aCroBDLS39PPpvzcPZ0NshHg== X-Google-Smtp-Source: AGHT+IEJ5vqgYjCaC1MUqM4FngnHufT/vmc7h3yya1MzpRy7Ur6BLX1l3SDMGjyTQ5FagYWzvKFiQA== X-Received: by 2002:a05:6402:26cf:b0:5d0:abb8:7a3 with SMTP id 4fb4d7f45d1cf-5d81dd84692mr52825942a12.6.1735318667784; Fri, 27 Dec 2024 08:57:47 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9b1b:0:b0:5d3:d2b9:4c4 with SMTP id 4fb4d7f45d1cf-5d87541d0e5ls731987a12.0.-pod-prod-05-eu; Fri, 27 Dec 2024 08:57:46 -0800 (PST) X-Received: by 2002:a05:6402:1588:b0:5d3:ba42:e9e3 with SMTP id 4fb4d7f45d1cf-5d81dd9ce81mr66253936a12.13.1735318665980; Fri, 27 Dec 2024 08:57:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318665; cv=none; d=google.com; s=arc-20240605; b=YHWHYFLAxyIjRDws0lhcDSAo1dXyZ5puFNBg+9Ha5JrhL13IR+tENsHEVUbxegNk7v vocn3YNt2l2DW0MOXPQ7X+42t+fn1fUOK0i/E+Xwv8+MUA0mdhsmEerqU33DBMhn64h2 N/SXZSFbOCCHHnn0Ie0QWPIsWBSqGeLSZ5Cdyffq4pKamyvNYxjj9cr4awGA5AIg5M1O 11lJdpNJ3yF+VqVcbcULW2dznldIL2+iFQzWgT+RzkghHUBOPqfcAdUm/PgzFJjbGmDJ gBejxHHEOQEOJXsnGKflNg2vJEBplBbfrlWgfmt/pi6So2V1L5PSXZ7sBhBJfE/iNrDI hjUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=z/Q5xeJIoq5Ujssv/lVVpXyTtV/F6QlZNcPSL4YMIqE=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=e+K0s8XZZXAIvzeY+qNZTNRff2m2a6NuWm/mQxclzoFGMWqllxBNtQWViPVqjHOL2A d0ClLDPbfAbQGGruRIdSZPJ/mZysNzE7YI2XXE5znitxHBbM4JGeAacH+ncAVZMGOR4O AaF83gMlREOeNMkakLqj60IsKhSBRnEW/Wo4werYEceMEcaaewYPVNp+lh0Hfx/euAxi xNCqlSXhaxuCiTYIoLUk+5eaXyUWOpqYCF4cWJchr5o4mc2U951y5JEUFWNGz0YZWj6C pkCQmoGklWElAYLsReUrmEg0MSAbL3F5k5LTxTSOdmCuj2H0RZtdYFkKBqUqWKgnGRH+ 8kHA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=P+b+ZXYs; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4fb4d7f45d1cf-5d80675a6ffsor5700262a12.2.2024.12.27.08.57.45 for (Google Transport Security); Fri, 27 Dec 2024 08:57:45 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuWNGKPEyh0cIaDbrUXa8qJ2hoG9pCFvkIt1JMFcRTNQYA1FhtMV+6qLXxDgTe cqnjo6PymyssKKG83cNir3HEKr/vdfPDhlYwRdkmlN05e2RsEIvjXD88NC+tMYzlkQgiBj9zkHG aZ5KvXFSKRiBDRiSqzT/+S3gq3/7yPbRiwooG7Qc7UPnmyKgeZjo79Z0RtmMglM7ar95OmE/ttp l+8e2zXxn/ZVT30WJ7VLX0pHroErEJ5dFoFD/Atx1S84eBSvOXCB+IKvZmgnlXhbKT5jFuqaPIG KfCZ9HefwgMpJ14XP/0YgQ== X-Received: by 2002:a05:6402:2802:b0:5d3:cff5:635e with SMTP id 4fb4d7f45d1cf-5d81de065b8mr63355995a12.26.1735318665532; Fri, 27 Dec 2024 08:57:45 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:45 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 13/23] arm64: dts: imx8mp: add phandle to anatop within CCM Date: Fri, 27 Dec 2024 17:56:16 +0100 Message-ID: <20241227165719.3902388-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=P+b+ZXYs; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the phandle to the anatop node within the CCM node. This makes explicit the dependency of CCM on anatop for generating the clocks for the on-chip peripherals. With this change, it will also be possible to generalize the CCM driver code, as it will no longer need the platform's compatible string to retrieve the anatop device node. Signed-off-by: Dario Binacchi --- Changes in v7: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index 0b928e173f29..a1872b5d6e2e 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -754,6 +754,7 @@ clk: clock-controller@30380000 { <&clk_ext3>, <&clk_ext4>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4"; + fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>, <&clk IMX8MP_CLK_A53_CORE>, <&clk IMX8MP_CLK_NOC>, From patchwork Fri Dec 27 16:56:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3753 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9422E43434 for ; Fri, 27 Dec 2024 17:57:49 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d09962822bsf7585475a12.1 for ; Fri, 27 Dec 2024 08:57:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318669; cv=pass; d=google.com; s=arc-20240605; b=ZTT3/DyNMLZ5ooJDx/wnkr8dbNtKrKepg5jd2bzBEtgUvxPGoI48yJAOM2aAWcIEgK pOKrr9k0Gcx3jLifolAVBT6QM3UvgSRkNT6d+wIAH6VeApHd9dzKh8AtTj+2uve4Wy0L 5muPYD98ThP/xLz3Unr9+9EysJ8mp3ZmpPXmMS2p0qqXB8yQcg6VhSFNznllJG1HmghE fskc+qij0e3NVPVKCmvMJLLIPJ7dQfqBkmIiCFJ84gWFzhcOIfJHcKxzImYWdGAVbKGh tfs7AwQxq70GBXNTCNyQGmL2MkdNuPOkq5YCCBfncQsePtD+W9d+CKxjnvUGJ1m1qYOB nfQQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=l8j8KOvcgYdJQ/rNBC1WBoGCG0vXLWApl4Qgfo1wdZY=; fh=um460viQZ0+3iyPXKO/TN58UtSEk4f3swzc1c/58/x0=; b=LNdlmDiHevJbZskn8ew8LnGhLELeQRaKK9If4Qe1rOT2YSzY0F73T6WOfa5z97jGp+ EL+fXx2WWkeKGlREkVA9pS2P/E7QgPtV8mw0Cgp14Fqwboortc8Cfe1wI3b3CfU8maqe 6NGZkNGD75aluit5zdb9WgTQvUxljttzUjFJxjBVv08nbMbMk1H5etSqSrKO5tQ6mTy3 1CE0HSBuIIBCDwAiQgTUKw6x2PgjnHSBp0msX/0uYHbrDxfnTAOPgl/i5qcvzPkMdaZe nh87IYRoPKSrErV/yljmDjSvSMkJHbrXegXAYPn0cZx1U2AeM0AWARbumV5a8hf4E08T gaxQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IAtAwLfm; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318669; x=1735923469; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=l8j8KOvcgYdJQ/rNBC1WBoGCG0vXLWApl4Qgfo1wdZY=; b=rcDIn9gK/O1GJkVKZL0b3rQt7LM3LZl9LMTRlhTtagZfBmh6L6e3YlbYKah4KClICa y5KvVwlw4J1IrOPfdlgDPrDmC3E3VwBn/Vmqt6wpBv8dUwx02XH7y0Q1ufaN4de4IdK5 KPUtbj10JmrAXVoDumPTGzMK9OWHYHzbA4vjU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318669; x=1735923469; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=l8j8KOvcgYdJQ/rNBC1WBoGCG0vXLWApl4Qgfo1wdZY=; b=LDK3rlYyNRhdqwjm66MUZz687kSjZu0LfFr1mOZXse893OrV6KCq093REImmeAQLb/ eY2/9rNutGL20JRdanz3o7svOFlUe/aaIJTkJ6F1MbhNjMzTS8nBlQfEQKzSoehJYs1/ SvxhFOgBO2vrhNSEZazL9NUd9/py7INzvJBKvpUcTN8gJBHK+upVcc5s8EHJwZLPNNNQ kXKEfhRD/TUsafjkGMG5KiQbF2AWMUqe3NVwVqVGgxpQb6s5CVzR20tmGiwp+qqG+Zqv tgz9JstyordlUHt8Ejpu9Q8TGVB449dgyyTdEQO3CkfEFgEc8KZCJBmsdG3xl/v29meE e7/Q== X-Forwarded-Encrypted: i=2; AJvYcCUg/6vNUZWVgBDjIjPebnu0/a69oUeEu+5/+loBg2j6bIVlqpPRl9ThuheWax6j6XnkZDVFSEzozNgPXDBi@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yxc9moVlb++uK6JR/Vctuyf1bmosf36AxYUxcLlSlRht7Aj/7vN twBqZXzI7Spze/xAhVtM5VFVzwMXJrMDRQn5f8zqKK/x2SdOxJ7x5PwUqrCl8l3uaA== X-Google-Smtp-Source: AGHT+IGFGLSETzjxt+l+Uhw1mY4g7FtqR8qqy6XqXCFXMzHltsL4CrKTZ0uYqaZ5D421BdyN92dAZQ== X-Received: by 2002:a05:6402:270d:b0:5d2:73b0:81e8 with SMTP id 4fb4d7f45d1cf-5d81dd820admr22512957a12.9.1735318669268; Fri, 27 Dec 2024 08:57:49 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:550d:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d88fd7ff8els209372a12.0.-pod-prod-06-eu; Fri, 27 Dec 2024 08:57:47 -0800 (PST) X-Received: by 2002:a17:907:3da2:b0:aac:1ff1:d33d with SMTP id a640c23a62f3a-aac2ba3f45emr2546144066b.30.1735318667430; Fri, 27 Dec 2024 08:57:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318667; cv=none; d=google.com; s=arc-20240605; b=Usp2atWYd9H+Eq2ypvXwvfn+UPHKDhnwBhHOHzxZgRpTQT5Yjd2AtCLFYcGsDsJear 82mZ+0kykbC8uSCRRDqJWyBDG/OrxVoK8zG3HcLU/IjkP417nDKx08VqQIPWmX7h/Jco w2zYQ2Q9R0waKO4Vb+dGJscTliAOfqBEszjrqZy38s4XTKBwUNBU7v7QtOr1BDQRpR5O B6IyTmGJonmC6GJ4qrpdtgl9KW3PGw/2geOg5t3TykilR9rzOcICJO/sm4KVNghqNk04 uOLuZPzUnmjW/SAzqeDGA21dPUSPctqcn3klpTb9qoCWOSj6Q8FmfHYwPp54v6aSDAGN in/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vOKJ3wQvbvnKfy50Gr8I3coc2Gwt+700w35xpJ+3wzM=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=PNkIF/5fIhQjoQHV7EgnEoCHEhECd0Mlst8DoAYq4TXrfMQVhLkHKOKIfhuj1NLT7f gPd5nfr8mX9fsbije5JY/olZvr+QFaKVUGuKH+xm9EYiANRl9FTxITqx8LMN/sWskjsz fLNlLSkNVF0A77jJtBlKspV67gHoL4gT6o1aWIEQJLlDEFHrM9Lt5AAelzPLt3ayNVbx mLBujzGXL2p2eSOC6lsIi4nGUogtMsaeGkfnFrc0TtQX+YqVmibAgTzW5KTNngUt5Iqe Hh9YwxsDfpjDivozgSxsyA6SJukn22xUCM9OI/zYPT5pOo6pDyD+CLBmeHZDPxh9jfvf IbhQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IAtAwLfm; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e83f2b0sor317371366b.7.2024.12.27.08.57.47 for (Google Transport Security); Fri, 27 Dec 2024 08:57:47 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvz0oaIflf4HxT+3/mAuwOdnGhOYRIAjUok5BRkgB+Y/tQujnAmnAQLNIcKZhV IY837s//rZZLuV5rWVFH7WVeE9qroMDXhabohZtl8vfN41W+6CxdQc7PGMEBcWk72OvaOl3m6cp w3WKgf8lSByL0SUQ9Mkh4f+Q8Qq4IFQtfMPqxTcUKnDp7xBNJF9zz43MlK5s3gNVSDkFkZAKuch tImvOFb0uOdm0A1yveQCXU8Np7eBopsmNBlOiQok5z21HLxc3YI3mLKcwkDZePbUt79KGg+zneq wy102gP7U8BvIK+8WOIjYQ== X-Received: by 2002:a17:907:961f:b0:aa6:abe2:5cba with SMTP id a640c23a62f3a-aac27026cfemr2873979066b.2.1735318666969; Fri, 27 Dec 2024 08:57:46 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:46 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 14/23] arm64: dts: imx8mq: add phandle to anatop within CCM Date: Fri, 27 Dec 2024 17:56:17 +0100 Message-ID: <20241227165719.3902388-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=IAtAwLfm; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the phandle to the anatop node within the CCM node. This makes explicit the dependency of CCM on anatop for generating the clocks for the on-chip peripherals. With this change, it will also be possible to generalize the CCM driver code, as it will no longer need the platform's compatible string to retrieve the anatop device node. Signed-off-by: Dario Binacchi --- Changes in v7: - New arch/arm64/boot/dts/freescale/imx8mq.dtsi | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index 1d1424a136f0..6f42e42e13e4 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -859,6 +859,7 @@ clk: clock-controller@30380000 { clock-names = "ckil", "osc_25m", "osc_27m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4"; + fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MQ_CLK_A53_SRC>, <&clk IMX8MQ_CLK_A53_CORE>, <&clk IMX8MQ_CLK_NOC>, From patchwork Fri Dec 27 16:56:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3754 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E3B8E43434 for ; Fri, 27 Dec 2024 17:57:50 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d3f3d6a922sf3848240a12.1 for ; Fri, 27 Dec 2024 08:57:50 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318670; cv=pass; d=google.com; s=arc-20240605; b=AUEs3C6AHfkUYh06Z7v325bSRdJ4t6iUYxxdLB1y0t6cZDyPMunZ6oGBh98pMKzz6l YwF1AMsmgK+WyCO79SxntF4DWgRSD/URgn2JGu3Kl9c2+7+aPWzkO9lOipgKJoxFmBMK RqGCA3AwfNQH7RDNvzzDnvSCE5YMn2Npyzf0s1EBrKTwFm3YYBAnmM9TDyM+KETfUh2W lu/0r9HSHzPTKxfnsbrbjYwgHoU4SVCVLjNXm9QI/JF8k8UWX8jQsagBDahYUepPR03Z KMZgH9l5G6BelD4C8iSLxW1M8VuhSaMIV4hRCcCy7BQBf2SyH0edKerQtql15+w0WU9v zgNg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=pBlcb29rc5V13oTqcl6xRMsMBIZ8ms/OjgEuwVt1RfQ=; fh=afNMPfqQhOMDowx9rfqKO7eQIzrqY9HG1ZZx2ECnAzU=; b=YEK14ZgCmPs8CbX02f1VG+xGnB+vswPEeWSBL/a7KnKiS8NFFW/Kh3FgsoGaJuSsEw kvQGVAlnZBRPYjl8wN9NaGH0dWlyfpQNEiXQ0jLQwP3mvoZRwaiy1jl4YUFxcTfoYorA ONHBoEb5/7UirGdYg7l6ORdVYILQZY+kOmA1Xaksbzjt+oFP3AVvs2TlFg93scim9ROD O5vT2PedIi8RjXAUYblx8rzcIh4akfnAlOX4Ecm+tmdRXDk006Eid736smT9hfVJwhFR unx/YHTgvPqK9eDutI4kwXCbKAKSCiSqsh5cZvmjU3wnDW6m9Kf7zWA4bm8MPTcUtsig dJWQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=T4gshfVc; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318670; x=1735923470; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=pBlcb29rc5V13oTqcl6xRMsMBIZ8ms/OjgEuwVt1RfQ=; b=lhxu7vkes8fMAd+yG1yTYyNoDU4/IIW5ob2HMqrhEy+PBZCK0Rdp9ciRHjqroZM3Zh b01d3tXrSolLKRCqhKm9tFrcFWjpXJxHoY9J5NhE1iQDFqgtbQTKHnAeAElbwXeWkuQ7 e6IZlhlNvL1UcuV0cUAjvs4r6h0KuHrrLytxo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318670; x=1735923470; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=pBlcb29rc5V13oTqcl6xRMsMBIZ8ms/OjgEuwVt1RfQ=; b=gsik/IZ6rBrf/OiHgaItz2rdOUx730BnD59bBHQmwyUQby3drEDrKqzhoEOnPEfqRx qOwFAiHo+BF/abkNdIEuJVj53ji9/Rmp0hht0RqyVGlS+6wwKqwY6OAtFmwuXOA0v/gI ZXcRdhNEc8IDET0TAGSTcpOiY6rNQi2UaWIyO2dvYyYGoEIDx/vH7E7p77mWlOzfi1zJ l1/YQfYPlWe2FTZjXTfJqcwTeyVOg/eTGtNGb7jFtlBywLReTdx0Fer7Gu8AesIRBEvj A8vnjPbsLv7QYjFLHWc9FfGQoxzF88YF0Xh/Jr0ZRCffSdT+St1uL2XQrLprGqRpe9u5 jKPQ== X-Forwarded-Encrypted: i=2; AJvYcCUB3i+dCNuadaC+pQiKKTcVKC/8wbjsX+CnKXf06j+IVMGpO7RGL4lrwlAf8+noQ1F2DgsE8o2ZmE5srqZL@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yzyx/8hWJWqvC3t5vs44Uc7gSX0ve3iT29c+yXRgcBRGWvfbQ3i 4+Qh0KbawpAeCz4Jve0K+XB+XxC65z0APhYQ2f8gW7xbqz1Za/9dYL4R7/WDnSuSsA== X-Google-Smtp-Source: AGHT+IGTLuUDewlPV03ytVC4PLnduwU2hJl+4jgdTYcDBx6invSkskqMjsw2NTcQg9NB52ejweRv2A== X-Received: by 2002:a05:6402:40c1:b0:5d0:e3fa:17ca with SMTP id 4fb4d7f45d1cf-5d81ddfdd7fmr22592624a12.15.1735318670607; Fri, 27 Dec 2024 08:57:50 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:e9b:b0:5d3:cfc7:9eef with SMTP id 4fb4d7f45d1cf-5d8b86c7bb2ls113642a12.1.-pod-prod-08-eu; Fri, 27 Dec 2024 08:57:49 -0800 (PST) X-Received: by 2002:a17:907:3d86:b0:aa6:9eac:4b7e with SMTP id a640c23a62f3a-aac2d455458mr2795755666b.30.1735318668861; Fri, 27 Dec 2024 08:57:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318668; cv=none; d=google.com; s=arc-20240605; b=RzZTsMU2/aAUdBZbfyVv5SEAoWskXQYJJ0LtvJaCF+5QS4mFGMlZDAnNtGYs8SDIhK aymmh1Ti30hVYttsf8FHAf7kAHp7YrBtTBGtipwVQyYGrVO/jAQceKu2zQ0vPBL2xF0r Afp3bk/Zn67yzvMNHjFMY3DZr9P5T0tGRSMj6vkHO+9HKO3GlokHtgI33mMNZp387kTK ZrHt/lHywGv7nwIBB5PsbdOzP9lksBO6DI1B/yjhkAyE/zGZctbbrbI7WJ0nwStFLXak jSUzyaigiZzD+fRo8sfzgyW5qYuC3Vi3Pf4cW34mzbJhJ+4TLGXpzVwa00YQ+Bi7pAOl lkQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=2b1DvWsKR3kWK9JNfXRovoEHigCoxQCmQlYrGVfIyUo=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=fYgfckivOep5WiOvlQlNQWHOZFd9EOSqMBw3POic+WxDfcXPTM9IPGHtGwDomWVfH6 /bvpkIy0X46ZUr2i4mnhYLDm/dIt2rKYNKyrC4zstWV5Eis9jUBFCIxobap6lBdsVAAW 8hWPeBun6GR9+nPbEgYRvIqov+Kgb0tOOrW69X7KOBi6RLzpDyiGPMgj1OjFXY2sw4kA afzTxBmxsg1NwLg471qLW1rV7I5Vtd7H90YVuTmtYp7vbYS6Edbe9DK3nrY9ZwxXXw7s mf8llTWLeqcXNkk0I3jGXnsfe/eg++qcY5swrZ1QhbODMrQRIdt5LURHkTSTYNN9Jupr vNVA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=T4gshfVc; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e80fa37sor670927166b.1.2024.12.27.08.57.48 for (Google Transport Security); Fri, 27 Dec 2024 08:57:48 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncv/pGKf8q5MPuFqr3wqIHgf5Y0ZbEsvI4d9qBUM5d+dHY50tYoj9vJMYtVQAEW nfil1Z82S/8g3TsP6ruHeYaxPhJBECeL/QYIwGL0hSUbYPUBik9XcYrvnmdcsoWMcs8cUihfdZd NqxU0bC+hIVy+wFFbQp1rSvg2Exx/ObgAB80AeusaTfWdxWS6bVJRQGwcvWUapMe/dWizA6nak7 MXNkXbHNB8bXpXBiDvmXf6yJyBErOA+TpsjKSVFWqICbvA0nZE/IDdOeVjycibN3IkOzHbwcRCp 33pi1aR2woA6TaGbwYCA6w== X-Received: by 2002:a17:907:704:b0:aac:23db:af61 with SMTP id a640c23a62f3a-aac2874937fmr2719500066b.3.1735318668380; Fri, 27 Dec 2024 08:57:48 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:48 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 15/23] clk: imx: add hw API imx_anatop_get_clk_hw Date: Fri, 27 Dec 2024 17:56:18 +0100 Message-ID: <20241227165719.3902388-16-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=T4gshfVc; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi --- Changes in v7: - Add device_node type parameter to imx8m_anatop_get_clk_hw() - Rename imx8m_anatop_get_clk_hw() to imx_anatop_get_clk_hw() - Drop the gaurding macros so the code can be used also by i.MX9 Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 15 +++++++++++++++ drivers/clk/imx/clk.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..a906d3cd960b 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,21 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id) +{ + struct of_phandle_args args; + struct clk_hw *hw; + + args.np = np; + args.args_count = 1; + args.args[0] = id; + + hw = __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx_anatop_get_clk_hw); + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..50e407cf48d9 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,6 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); + #endif From patchwork Fri Dec 27 16:56:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3755 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B211843434 for ; Fri, 27 Dec 2024 17:57:52 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d09962822bsf7585486a12.1 for ; Fri, 27 Dec 2024 08:57:52 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318672; cv=pass; d=google.com; s=arc-20240605; b=ghVlmjamV9Ur+OKh1Yba48/eFjPfYoEXFnRJllY6T0Z2t/Us+jYgwvyMQifrc1WTI9 qQdmWveGMo/0Wl9L9Cqud1jOfyVVUF3/wqkA1yYmJ8sy23lMQW9I3zhfOSqWmORaF0KF KCQrxYN/giX5xnkzZ79vDYuPt8NlS2XEqTO/yPGCbrzGuf5wXk2RX8ilKveQB2wQt6u4 B1cw2UzTk39N96KlFQEQqoXrtN78zltmNYIZZrHPuvWfEiSsKw5XB51Cg09QIzB3jHYa OPDKJWWPGQt7CC4zEcW0zaaJaNpRReSU1IfxcPO8NoIZ917/AX+xHntZgMjur/wopDTV l2lQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JUHLxGfo1SgHEx9piEkHQY2/9xwgKn9ZX5ZlpQi9fEs=; fh=AMDPBwhR/FvgsLrY+hJ1NyhOMorPBq6+LAgU/8qt71U=; b=YSfWewyyhJFfzy1HEL/g9iaLrxbZnnaouxaKCAtUcfu1IldWvv3PqJyxfIlzssnoPt u9j7oaTWYUmH+wJqgzoekwpip8PeD0lZi4oddR3Zt371FBBmG2LKrpaQJxpmR5lOYlc0 E14fsLNOXokIPdzpYYe5YjgFiEJEeOgMRA1A9nbZuMJ9v0YgOtzs/T+tanYnMO9ihTzK xsNTAqxjD9vJUVWX240m2LWQ/ZFJqJAueKaZ8OAd9sWEJSYSCXuwmu3dobS0bfkDi6+p MAeJSuX55YcFVHMo2qUyjK5wK84j89P6eZL/2vHONRiYXT915FhyFEVPu6V5Y3P0mvZ/ jH0g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=a1R1yT1k; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318672; x=1735923472; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JUHLxGfo1SgHEx9piEkHQY2/9xwgKn9ZX5ZlpQi9fEs=; b=JP0xTKvr3yMhi7hXfVKwng8lE1ZphtbE1jWGMQtNZ5f0Cql1slX7bANtKTW5GkKCnD c+ucub/XI4q0CDpFdsHFAVqtesVA29t6l6s0bEZa/6Dt42Obzsn14CE0RiMbvXmKSczc xz2148UgrKz0VK6bvD+L65imO12ITF75x3PuU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318672; x=1735923472; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=JUHLxGfo1SgHEx9piEkHQY2/9xwgKn9ZX5ZlpQi9fEs=; b=tsCVprYa/1B4wzK655yKgVd3FxG4HFaGpoKU29d0j2uqBbZvak/ph83ll1XxphvZsz OykyC7mkxMmqlBQRHYLzVIDdDJ6XQpdlI2l3PjFWY7h3/0TBRTgt5DsZu96Dg2p3Cwus ZJw16IX+nhImLmhBMukk0ZyN0VeqmNPS17dQZIg7cYyYqvSPmKYyrTdQXj982w59qAKl WS16g8Y6RF4vnDG2pcHlmZWJx5PbWs41pXNv3WxciA7vwoBmtdTykeWpGIMyfWosLKuM MlIxxkxex7R43kkSEpbmyp3emrY3U8fceGFxw86WZLIuafEHQxmALV0pu5GqCWFrTVmZ xY1A== X-Forwarded-Encrypted: i=2; AJvYcCX2C14zS6z7wgabJRZxbOSEaTXwyjpv0WsFnx1wjs0FBjSjeTTulfABpIdOT7Vk51KwQK4fDRbWK1a6Isj0@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzAIfHvwIMJZJZPxHAO9leElTDdvjCOTC1BFNvyCUc/eAZts6TE 29DjwglPQblRFgdW5ZzVbSFCoFvpvqD0qsQmCq8reoK7jqkc5uWHcIN0syiI1t0OiiGCC3fzLg= = X-Google-Smtp-Source: AGHT+IGUGwlIyMh68BUvJhB6hsb3KGrQBzCvFzRuZDxy3CsTKryo0SjanDKN7SFKhShOL7vkXScz3A== X-Received: by 2002:a05:6402:50c6:b0:5d0:81dc:f20e with SMTP id 4fb4d7f45d1cf-5d81dd99512mr23628773a12.17.1735318672316; Fri, 27 Dec 2024 08:57:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:550d:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d88fd7ff8els209384a12.0.-pod-prod-06-eu; Fri, 27 Dec 2024 08:57:51 -0800 (PST) X-Received: by 2002:a17:906:c10d:b0:aa6:7881:1e84 with SMTP id a640c23a62f3a-aac2ad82cf6mr3000023966b.15.1735318670645; Fri, 27 Dec 2024 08:57:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318670; cv=none; d=google.com; s=arc-20240605; b=DuYDmgGrb2ZSQULD3M2++2GvJQRnHpsVMJDQSEPpk/svhReOq+7fvJPt7KlqX8Ud+B 5qe42n7XDA/8H5yQZj3YxZ188BwAYmo9RFt1B0xv9cAIkMP7GXkOCfHcOJOc50jZqahU GcgdPBmkym1p22Dfw9L1fsdjI32qs+2Djw1geotWQLWgS3KtQOlpM4OqCLYbVaD53M1N FDaFQ6KFcwcsUWJGXy7jLCAt8sR+nm/3E+IKWN5cI0c+f+4V9JpgXC8SQxz2LhNXbwyD EGsUjWpn2SLFh2desLudavUYqI5dXdr1cTXcD0g/9xv5Qidu05Rie2LXfvoOWJHvTDM2 PnhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=gqVeimmv4WZTQGhhHXNAuIU7VBj+PTgJUjWzRQrVodQ=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=ZKmaD9bIA7p5QIzRQ9tGwCWzhB43ArTjJu2pSU1GnuVhF4BKr9XkQ/lKC2Hc76mE+8 EF8fLfzRk3II9JzNGHI4H8uElfjHURD+Fw16Z2F7qK8gO5NppKcsV7hvKdQTLulfvlqa cwi0hYeal2tH6LW6RqmmKKTafYRgmiq9a3TrLyAMzfngfdp1vOPus1jlFWiRujNQKGHW JBYMVFZCIoVCy4c13dKtFGU9cJVqs9wwtceyeCbJArO29luoSOAbkc7BOFJy4DRqYfZv v+kXth0nW4uPaUB7lh3AF1wjzgiUYYivYZ5W/nRtiNt3EVegYYMckt0D0bWUXToATnK9 O0PA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=a1R1yT1k; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0efde421sor710135866b.13.2024.12.27.08.57.50 for (Google Transport Security); Fri, 27 Dec 2024 08:57:50 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncve8wq6Ds50vpthzOJgBAfsKZCBfS9h3NqOxAvp45765GveerovK1kKftgbqdN yNzCQhayyT258JGnBpmrDrg9eaUDaSLyvTre/NoRl8vdhbN/P/uUpj9Wtk5A3U/uG9+3q86FZGI MNSZRwIe0kNdxWyj+KmOjNhlHWrBBGd77evqIpvznjhwpFCsW0G4Q0Uze/CUm/qK0dAZWmLEZRF D1EzMkoniIZeap+TCg9S/FWgZ/V5igACvsgf+QJ9w2cYY/J5b/hIRDG9Ck6R0lHiCsynQ/meSgr vaahuIbUTezWKQhwe2EPLA== X-Received: by 2002:a17:907:6d26:b0:aa6:256a:40a7 with SMTP id a640c23a62f3a-aac2ad81a59mr2107196066b.22.1735318669986; Fri, 27 Dec 2024 08:57:49 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:49 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 16/23] clk: imx: add support for i.MX8MN anatop clock driver Date: Fri, 27 Dec 2024 17:56:19 +0100 Message-ID: <20241227165719.3902388-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=a1R1yT1k; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Support NXP i.MX8M anatop PLL module which generates PLLs to CCM root. By doing so, we also simplify the CCM driver code. The changes are backward compatible. Signed-off-by: Dario Binacchi --- Changes in v7: - Update the code based on the changes made to the imx8m_anatop_get_clk_hw(): - Rename imx8m_anatop_get_clk_hw to imx_anatop_get_clk_hw - Add device_node type parameter - Call of_parse_phandle() to get the anatop's device node. Changes in v6: - Define IMX8MN_ANATOP_CLK_END inside the driver after it has ben removed from include/dt-bindings/clock/imx8mn-clock.h. Changes in v4: - New drivers/clk/imx/Makefile | 2 +- drivers/clk/imx/clk-imx8mn-anatop.c | 283 ++++++++++++++++++++++++++++ drivers/clk/imx/clk-imx8mn.c | 186 ++++++++---------- 3 files changed, 367 insertions(+), 104 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 03f2b2a1ab63..f0f1d01c68f8 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -26,7 +26,7 @@ mxc-clk-objs += clk-gpr-mux.o obj-$(CONFIG_MXC_CLK) += mxc-clk.o obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o -obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn.o +obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn-anatop.o clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) += clk-imx8mp.o clk-imx8mp-audiomix.o obj-$(CONFIG_CLK_IMX8MQ) += clk-imx8mq.o diff --git a/drivers/clk/imx/clk-imx8mn-anatop.c b/drivers/clk/imx/clk-imx8mn-anatop.c new file mode 100644 index 000000000000..43101b0a758e --- /dev/null +++ b/drivers/clk/imx/clk-imx8mn-anatop.c @@ -0,0 +1,283 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * clk-imx8mn-anatop.c - NXP i.MX8MN anatop clock driver + * + * Copyright (c) 2022 Dario Binacchi + */ + +#include + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define IMX8MN_ANATOP_CLK_END IMX8MN_ANATOP_CLK_CLKOUT2 + +static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; +static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; +static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; +static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", + "dummy", "dummy", "gpu_pll_out", "dummy", + "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", + "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **hws; + +static int imx8mn_anatop_clocks_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + void __iomem *base; + int ret; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) { + dev_err(dev, "failed to get base address\n"); + return PTR_ERR(base); + } + + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, + IMX8MN_ANATOP_CLK_END), + GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num = IMX8MN_ANATOP_CLK_END; + hws = clk_hw_data->hws; + + hws[IMX8MN_ANATOP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); + hws[IMX8MN_ANATOP_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_ANATOP_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); + + hws[IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL] = + imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL] = + imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_VIDEO_PLL_REF_SEL] = + imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_DRAM_PLL_REF_SEL] = + imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_GPU_PLL_REF_SEL] = + imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL] = + imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_ARM_PLL_REF_SEL] = + imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_SYS_PLL3_REF_SEL] = + imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + + hws[IMX8MN_ANATOP_AUDIO_PLL1] = + imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", + base, &imx_1443x_pll); + hws[IMX8MN_ANATOP_AUDIO_PLL2] = + imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", + base + 0x14, &imx_1443x_pll); + hws[IMX8MN_ANATOP_VIDEO_PLL] = + imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", + base + 0x28, &imx_1443x_pll); + hws[IMX8MN_ANATOP_DRAM_PLL] = + imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, + &imx_1443x_dram_pll); + hws[IMX8MN_ANATOP_GPU_PLL] = + imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_M7_ALT_PLL] = + imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", + base + 0x74, &imx_1416x_pll); + hws[IMX8MN_ANATOP_ARM_PLL] = + imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); + hws[IMX8MN_ANATOP_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); + hws[IMX8MN_ANATOP_SYS_PLL3] = + imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, + &imx_1416x_pll); + + /* PLL bypass out */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_BYPASS] = + imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, + audio_pll1_bypass_sels, + ARRAY_SIZE(audio_pll1_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_AUDIO_PLL2_BYPASS] = + imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, + audio_pll2_bypass_sels, + ARRAY_SIZE(audio_pll2_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_VIDEO_PLL_BYPASS] = + imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, + video_pll_bypass_sels, + ARRAY_SIZE(video_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_DRAM_PLL_BYPASS] = + imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, + dram_pll_bypass_sels, + ARRAY_SIZE(dram_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_GPU_PLL_BYPASS] = + imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, + gpu_pll_bypass_sels, + ARRAY_SIZE(gpu_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_M7_ALT_PLL_BYPASS] = + imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, + m7_alt_pll_bypass_sels, + ARRAY_SIZE(m7_alt_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_ARM_PLL_BYPASS] = + imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, + arm_pll_bypass_sels, + ARRAY_SIZE(arm_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_SYS_PLL3_BYPASS] = + imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, + sys_pll3_bypass_sels, + ARRAY_SIZE(sys_pll3_bypass_sels), + CLK_SET_RATE_PARENT); + + /* PLL out gate */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_OUT] = + imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", + base, 13); + hws[IMX8MN_ANATOP_AUDIO_PLL2_OUT] = + imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", + base + 0x14, 13); + hws[IMX8MN_ANATOP_VIDEO_PLL_OUT] = + imx_clk_hw_gate("video_pll_out", "video_pll_bypass", + base + 0x28, 13); + hws[IMX8MN_ANATOP_DRAM_PLL_OUT] = + imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", + base + 0x50, 13); + hws[IMX8MN_ANATOP_GPU_PLL_OUT] = + imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", + base + 0x64, 11); + hws[IMX8MN_ANATOP_M7_ALT_PLL_OUT] = + imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", + base + 0x74, 11); + hws[IMX8MN_ANATOP_ARM_PLL_OUT] = + imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", + base + 0x84, 11); + hws[IMX8MN_ANATOP_SYS_PLL3_OUT] = + imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", + base + 0x114, 11); + + /* SYS PLL1 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL1_OUT] = + imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); + hws[IMX8MN_ANATOP_SYS_PLL1_40M] = + imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL1_80M] = + imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL1_100M] = + imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL1_133M] = + imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL1_160M] = + imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL1_200M] = + imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL1_266M] = + imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL1_400M] = + imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL1_800M] = + imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + + /* SYS PLL2 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL2_OUT] = + imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); + hws[IMX8MN_ANATOP_SYS_PLL2_50M] = + imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL2_100M] = + imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL2_125M] = + imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL2_166M] = + imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL2_200M] = + imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL2_250M] = + imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL2_333M] = + imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL2_500M] = + imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL2_1000M] = + imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); + + hws[IMX8MN_ANATOP_CLK_CLKOUT1_SEL] = + imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT1_DIV] = + imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, + 0, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT1] = + imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_SEL] = + imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_DIV] = + imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, + 16, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT2] = + imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); + + imx_check_clk_hws(hws, IMX8MN_ANATOP_CLK_END); + + ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + imx_unregister_hw_clocks(hws, IMX8MN_ANATOP_CLK_END); + return dev_err_probe(dev, ret, + "failed to register anatop clock provider\n"); + } + + dev_info(dev, "NXP i.MX8MN anatop clock driver probed\n"); + return 0; +} + +static const struct of_device_id imx8mn_anatop_clk_of_match[] = { + { .compatible = "fsl,imx8mn-anatop" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx8mn_anatop_clk_of_match); + +static struct platform_driver imx8mn_anatop_clk_driver = { + .probe = imx8mn_anatop_clocks_probe, + .driver = { + .name = "imx8mn-anatop", + /* + * Disable bind attributes: clocks are not removed and + * reloading the driver will crash or break devices. + */ + .suppress_bind_attrs = true, + .of_match_table = imx8mn_anatop_clk_of_match, + }, +}; + +module_platform_driver(imx8mn_anatop_clk_driver); + +MODULE_AUTHOR("Dario Binacchi "); +MODULE_DESCRIPTION("NXP i.MX8MN anatop clock driver"); +MODULE_LICENSE("GPL"); diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index ab77e148e70c..984331372139 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -24,16 +24,6 @@ static u32 share_count_disp; static u32 share_count_pdm; static u32 share_count_nand; -static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; -static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; -static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; -static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; -static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; -static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; - static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; @@ -308,21 +298,20 @@ static const char * const imx8mn_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sy "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", - "dummy", "dummy", "gpu_pll_out", "dummy", - "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", - "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; - static struct clk_hw_onecell_data *clk_hw_data; static struct clk_hw **hws; static int imx8mn_clocks_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; - struct device_node *np = dev->of_node; + struct device_node *np = dev->of_node, *anp; void __iomem *base; int ret; + base = devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, IMX8MN_CLK_END), GFP_KERNEL); if (WARN_ON(!clk_hw_data)) @@ -331,99 +320,93 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) clk_hw_data->num = IMX8MN_CLK_END; hws = clk_hw_data->hws; - hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); - hws[IMX8MN_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); - hws[IMX8MN_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + anp = of_parse_phandle(np, "fsl,anatop", 0); + if (!anp) { + anp = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); + if (!anp) + return dev_err_probe(dev, -ENODEV, "missing anatop\n"); + } + + of_node_put(anp); + + hws[IMX8MN_CLK_DUMMY] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_DUMMY); + hws[IMX8MN_CLK_24M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_24M); + hws[IMX8MN_CLK_32K] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_32K); hws[IMX8MN_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); hws[IMX8MN_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); hws[IMX8MN_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); hws[IMX8MN_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); - np = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); - base = devm_of_iomap(dev, np, 0, NULL); - of_node_put(np); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } - - hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - - hws[IMX8MN_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); - hws[IMX8MN_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MN_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); - hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); - hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); - hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); - hws[IMX8MN_ARM_PLL] = imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, &imx_1416x_pll); - hws[IMX8MN_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); - hws[IMX8MN_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); - hws[IMX8MN_SYS_PLL3] = imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, &imx_1416x_pll); + hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL); + hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL); + hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL_REF_SEL); + hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL_REF_SEL); + hws[IMX8MN_GPU_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL_REF_SEL); + hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL); + hws[IMX8MN_ARM_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL_REF_SEL); + hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_REF_SEL); + + hws[IMX8MN_AUDIO_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1); + hws[IMX8MN_AUDIO_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2); + hws[IMX8MN_VIDEO_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL); + hws[IMX8MN_DRAM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL); + hws[IMX8MN_GPU_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL); + hws[IMX8MN_M7_ALT_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL); + hws[IMX8MN_ARM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL); + hws[IMX8MN_SYS_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1); + hws[IMX8MN_SYS_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2); + hws[IMX8MN_SYS_PLL3] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3); /* PLL bypass out */ - hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_ARM_PLL_BYPASS] = imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_SYS_PLL3_BYPASS] = imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1_BYPASS); + hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2_BYPASS); + hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL_BYPASS); + hws[IMX8MN_DRAM_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL_BYPASS); + hws[IMX8MN_GPU_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL_BYPASS); + hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL_BYPASS); + hws[IMX8MN_ARM_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL_BYPASS); + hws[IMX8MN_SYS_PLL3_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_BYPASS); /* PLL out gate */ - hws[IMX8MN_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); - hws[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MN_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); - hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); - hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); - hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); - hws[IMX8MN_ARM_PLL_OUT] = imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11); - hws[IMX8MN_SYS_PLL3_OUT] = imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11); + hws[IMX8MN_AUDIO_PLL1_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1_OUT); + hws[IMX8MN_AUDIO_PLL2_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2_OUT); + hws[IMX8MN_VIDEO_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL_OUT); + hws[IMX8MN_DRAM_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL_OUT); + hws[IMX8MN_GPU_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL_OUT); + hws[IMX8MN_M7_ALT_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL_OUT); + hws[IMX8MN_ARM_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL_OUT); + hws[IMX8MN_SYS_PLL3_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_OUT); /* SYS PLL1 fixed output */ - hws[IMX8MN_SYS_PLL1_OUT] = imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); - hws[IMX8MN_SYS_PLL1_40M] = imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); - hws[IMX8MN_SYS_PLL1_80M] = imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); - hws[IMX8MN_SYS_PLL1_100M] = imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); - hws[IMX8MN_SYS_PLL1_133M] = imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); - hws[IMX8MN_SYS_PLL1_160M] = imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); - hws[IMX8MN_SYS_PLL1_200M] = imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); - hws[IMX8MN_SYS_PLL1_266M] = imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); - hws[IMX8MN_SYS_PLL1_400M] = imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); - hws[IMX8MN_SYS_PLL1_800M] = imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + hws[IMX8MN_SYS_PLL1_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_OUT); + hws[IMX8MN_SYS_PLL1_40M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_40M); + hws[IMX8MN_SYS_PLL1_80M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_80M); + hws[IMX8MN_SYS_PLL1_100M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_100M); + hws[IMX8MN_SYS_PLL1_133M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_133M); + hws[IMX8MN_SYS_PLL1_160M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_160M); + hws[IMX8MN_SYS_PLL1_200M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_200M); + hws[IMX8MN_SYS_PLL1_266M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_266M); + hws[IMX8MN_SYS_PLL1_400M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_400M); + hws[IMX8MN_SYS_PLL1_800M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_800M); /* SYS PLL2 fixed output */ - hws[IMX8MN_SYS_PLL2_OUT] = imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); - hws[IMX8MN_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); - hws[IMX8MN_SYS_PLL2_100M] = imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); - hws[IMX8MN_SYS_PLL2_125M] = imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); - hws[IMX8MN_SYS_PLL2_166M] = imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); - hws[IMX8MN_SYS_PLL2_200M] = imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); - hws[IMX8MN_SYS_PLL2_250M] = imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); - hws[IMX8MN_SYS_PLL2_333M] = imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); - hws[IMX8MN_SYS_PLL2_500M] = imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); - hws[IMX8MN_SYS_PLL2_1000M] = imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); - - hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, 0, 4); - hws[IMX8MN_CLK_CLKOUT1] = imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); - hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, 16, 4); - hws[IMX8MN_CLK_CLKOUT2] = imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); - - np = dev->of_node; - base = devm_platform_ioremap_resource(pdev, 0); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } + hws[IMX8MN_SYS_PLL2_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_OUT); + hws[IMX8MN_SYS_PLL2_50M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_50M); + hws[IMX8MN_SYS_PLL2_100M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_100M); + hws[IMX8MN_SYS_PLL2_125M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_125M); + hws[IMX8MN_SYS_PLL2_166M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_166M); + hws[IMX8MN_SYS_PLL2_200M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_200M); + hws[IMX8MN_SYS_PLL2_250M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_250M); + hws[IMX8MN_SYS_PLL2_333M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_333M); + hws[IMX8MN_SYS_PLL2_500M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_500M); + hws[IMX8MN_SYS_PLL2_1000M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_1000M); + + hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT1_SEL); + hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT1_DIV); + hws[IMX8MN_CLK_CLKOUT1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT1); + hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT2_SEL); + hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT2_DIV); + hws[IMX8MN_CLK_CLKOUT2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT2); /* CORE */ hws[IMX8MN_CLK_A53_DIV] = imx8m_clk_hw_composite_core("arm_a53_div", imx8mn_a53_sels, base + 0x8000); @@ -599,18 +582,15 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); if (ret < 0) { - dev_err(dev, "failed to register hws for i.MX8MN\n"); - goto unregister_hws; + imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); + return dev_err_probe(dev, ret, + "failed to register hws for i.MX8MN\n"); } imx_register_uart_clocks(); + dev_info(dev, "NXP i.MX8MN ccm clock driver probed\n"); return 0; - -unregister_hws: - imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); - - return ret; } static const struct of_device_id imx8mn_clk_of_match[] = { From patchwork Fri Dec 27 16:56:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3756 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 77EC043434 for ; Fri, 27 Dec 2024 17:57:54 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3f55f8f3asf8729868a12.2 for ; Fri, 27 Dec 2024 08:57:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318674; cv=pass; d=google.com; s=arc-20240605; b=XnTlXOZdbw4cRb375kURrW2Lq0JiK7gx75YkBurqEN9G8J23mCA3bvNGZHhIRaT7a3 AtWrZA+1hKWuH0vg7AyZePIkoSR3yBH5eukGWVlCpYqSCYG4aBOrwPO5ZYdISRw27ROI DHSmYdaDNPX2do+hOmDSmwwk22KLhoN0C5Ga6SgGC6idUviE9FPrL6Lo7RCr+DHaz/z6 k15jM7X/oR3N5x2ibfUtY3Y6MHgAjfBWJV6/lvjKUoKG7nlQsgzNDAbur0BOnmqPrILw j9DHXHZhrNT29SGCIWIaK+iMBNtCstwqutJQsdYdRvCQ4FOp3HP2C/Ch4GDiF3+ERwWE 5ruw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Dlx5e2FJ1SQyE2pe89UjJXDef38U9/LQTADyP+zI1i8=; fh=0sDM0M1VgCihpDiq99TiWyq2dYhy5hhFqMC+xCkJNnI=; b=bB37mcofzzHqYjb+MW0qyFQi+i7x38LUeY6J6eY3+Ep1eAvzrmXcdQkhDI8FHZmPU6 +eYNfPsYxBBswfidC5a3PuzpDFup9XFJZjvU94lsZyK/YX2H7c3jQdNBviJdIaBLT68Y IHGjmEyg0EzJD1BqT6WOEqI+G/zytX5RvKYV0CQgWLyoy9O6niTuu9BmpoHxpAza9jKe w54wgOhFFzK6lkibwNcBUy7pBQt00fsZff+DDqM1WOpT7fxXSOeWjlRv74BrcuByeZBA e2iA6M3oF4HYeXD0IO9wIeM97pZLlW5stPhh7JIWtf/j3wZ0H22LvZA/t3W69QFJtahW FwOg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ivSdBTmD; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318674; x=1735923474; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Dlx5e2FJ1SQyE2pe89UjJXDef38U9/LQTADyP+zI1i8=; b=AuI8hblNmbZhJIJS02/MdcxB4GJl+VotkDyfZpShBohimfx6dV64YVA9mGmdzFs8cp OtlvJy/+6Dio/FWW0T52DQv70OEDvn643lUXKQEyd0H2xI79bM1qNicTq+mpm2s3wmfI 1DRaSvLJyXoT9JyC+G2JdIcBrwW8YJGDpHA+s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318674; x=1735923474; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Dlx5e2FJ1SQyE2pe89UjJXDef38U9/LQTADyP+zI1i8=; b=NbDSXTCQBzwpCatNwsn43EDGmG9SngJkamkLKfatWxLddKjRbY1uMDh2uxbIm91UyE KIcVHRQmg/DiJceWgPJRbeYHfXVFn/U5Ghmou6phkcXiyWAzs1igH0cLjOz8WvYaFD+1 Nmm5o0JprlB3pNHcOQaxvoPi5klTW/hu7jStOCddvtVI8yNONqbsbnPCdyceh54rEofL 3PTnx7woKG927Ais7DAeac4DvyJYjOx5uMIspNBlNYs7oaYLwVwskYGuJ1idH8RUYEYf JnOyYUHN/VFCjnRSLd+IO1L97pODikOa7F2+fbI0guAMFsTfNFMM4nze+8Wo/0dHYk25 pdgQ== X-Forwarded-Encrypted: i=2; AJvYcCUKPi1suY0Govz/F5s9uj2S4SEq4JnhuSdyYTxs45ROhDq58E6s0rPi18+rVftkqVXlEq673cgO72edtxhA@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyQfahUXU6+47RbP4CEMFcF1FguNvFArFrFk6EAcURk3wAMtCtT 1X0bAG0p/oWEj4V6FqcIYd7/Wfdp7UxvD+1CMbsFC68+RcEmtqgGADLcDRGyLHplgw== X-Google-Smtp-Source: AGHT+IFQyC/5aL4VIfTISR0hV+kTsCRBP2JuV+ZpuHDxW85y2UNRZJRoHr1t6z8wB5O8ySXPBKBv9A== X-Received: by 2002:a05:6402:40c1:b0:5d0:b2c8:8d04 with SMTP id 4fb4d7f45d1cf-5d81dde872fmr23328872a12.18.1735318673907; Fri, 27 Dec 2024 08:57:53 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d552:0:b0:5d3:d143:5a84 with SMTP id 4fb4d7f45d1cf-5d88fc98855ls97707a12.1.-pod-prod-03-eu; Fri, 27 Dec 2024 08:57:52 -0800 (PST) X-Received: by 2002:a17:907:2da7:b0:aae:ec01:2de4 with SMTP id a640c23a62f3a-aaeec012f70mr1197792366b.30.1735318672055; Fri, 27 Dec 2024 08:57:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318672; cv=none; d=google.com; s=arc-20240605; b=esjmzGgkyJOnjvQyj0nS1cMbeXGK2iqaQPJGxfHjiHIx3wxkkF9L7phopiDXOY1Ddv 9Z5g7bbJLqbtIdbzv4M4lZ1M81fKm2A8I/TuwsLOxhLIaBNqRSLn23ck+zNTNCrw7r4L VjPizg6PlU3bWsEITiVJutneRgxvyVTxhr9NeDbPW5LGrC/Ai3ZSoVSEQe6lL3l8Afpf vUkwK+a6deK2SKt6eSEoJN4KzD6FjcqBNcB+dFhIF2g1vSjctpQMi227tv6gg6u5qx7T IYUqZZ8ZpBPycL9l/VPZWhKaML+bs8xvJGZm6vn8KUjPhY2+cP/gUb+pk+bFJRQPUy/c BNOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=6+kAaC1AoQ98ph6jwnNcppkKlX4Rs9Hgex1b/X1iVho=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=asQTheN43K5bcWQFdwIDr/e6b4hNEYc7NIMdSKrsNPek9Od5OrSXImTNKVfwdtSxVW T01w6duzb6s9vCo8lJa5RwGmbzwXDjsBXxAfeEH/BFP4DmRrf33UVj56U9PUOC14i1nj jgx25flLNl3sOeMjQdJ7SiYSMFFTEKIcG/cofiyGX0eUPvMMoZZzt5+nEQGdPTGcBPO4 CGxYGM+d+0U5rhvI/BcsGtGb16EAf0ffND50/6oOU95GnXfsRK+d+JFZusB4ldBB9qr3 dPWIfvqQB/xx1c5qMtOBIcsaK1jznxIQFKjsAP3Mw2lDGQs1QvfM1dlz/wxNUGfDg7Bd 8zgA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ivSdBTmD; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef1d780sor692366166b.15.2024.12.27.08.57.52 for (Google Transport Security); Fri, 27 Dec 2024 08:57:52 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncu7q3zrx/Z6CCw3g4CgMDueSh2rVQNv2d/UdDeL4RaAQOzGQwD73aLG8r2aHr6 ENcCMZk3oVWaXGfpGc+NN03aQWB2fgKMAVouLA/sICPDMGHwp/T4KPBi6VQUxKykpF+Qr3bV3qO dbSpGLxVifMy6RZNyYhvf+h8w4CrJ8GQIR+42fT+p06oq50Mh6qrTbvCWZO2rgBDO62zD4IgJga 1+KjcxIO2abFLblMlk7pd2/0igb7BvshjVkUI3Bh3pVGwPpM4yh/JlYVZ0Nj787xYZGK1kv1tbS u0sRTxTIvrsPp2hEdngrsA== X-Received: by 2002:a17:907:60c9:b0:aa6:5385:90ef with SMTP id a640c23a62f3a-aac34404937mr2534593366b.61.1735318671648; Fri, 27 Dec 2024 08:57:51 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:51 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 17/23] dt-bindings: clock: imx8m-clock: add PLLs Date: Fri, 27 Dec 2024 17:56:20 +0100 Message-ID: <20241227165719.3902388-18-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ivSdBTmD; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Though adding the PLLs to clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v7: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - New .../bindings/clock/imx8m-clock.yaml | 27 ++++++++++++++----- 1 file changed, 21 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index b23e639e6389..eb2e6e702de9 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -29,12 +29,12 @@ properties: maxItems: 2 clocks: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 clock-names: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 '#clock-cells': const: 1 @@ -94,6 +94,10 @@ allOf: - description: ext2 clock input - description: ext3 clock input - description: ext4 clock input + - description: audio1 PLL input + - description: audio2 PLL input + - description: dram PLL input + - description: video PLL input clock-names: items: @@ -103,20 +107,31 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + - const: audio_pll1 + - const: audio_pll2 + - const: dram_pll + - const: video_pll additionalProperties: false examples: # Clock Control Module node: - | + #include + clock-controller@30380000 { compatible = "fsl,imx8mm-ccm"; reg = <0x30380000 0x10000>; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; fsl,anatop = <&anatop>; }; From patchwork Fri Dec 27 16:56:21 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3757 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 7214F43434 for ; Fri, 27 Dec 2024 17:57:55 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3d2cccbe4sf5135258a12.3 for ; Fri, 27 Dec 2024 08:57:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318675; cv=pass; d=google.com; s=arc-20240605; b=Ttzlh/+KBB6Rm9t+1zGxw/vk5jfHmXSVg0O5H+E2rN8gs7TNWyv9mwASiqQQ+wRsXH zTsTn+eBxPZVL9G2TV0vbrI8IrjZeJztonQ2cVbTU8ULCcpjSL/SnzwMEzPpFJ/0eTUh TLH9Nrt+Q7Hr2IGwAbYRGRBvpu/ItY8D1SFsVDEi1fi26sbuu5b67LXfCVR1zX6elShZ B/fQaxGW0WK708YvWUTOyvL1NWYHNuvqoeiTOZlv54C7GyzZoUD7u/5ORm69YIllg/XL 4uWI1NSpWrzIF9ID5KzxDMhc/x6J1p1k8ghTfI5QQu6sBGA1l8THa6EqBx7SJsgb1zTE dN2g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Hp9PbY9waBbGmTmxJ8b3gXyoZVaz509/PhADuooslSc=; fh=8JLQbh4TqBVBItS0IBovhLfuPGFxo5Xk+pWZ8ktJ8jg=; b=jQ6bitkjF0rW+Ijz5F4XY+lKn0RftY05HIbFsA9SNxRRUrMdTMIkeVMZ9bfYI4OZ1/ GAWDhJa4AND8w44L4IqYIgFWKwHx0V9puqp7l5wfTN14qN6alm/XTl6wzkr6GdEnhhf4 DeSG1OkKg3yya74Ihu27egpblTyBDVMMCqRdvpJdF/Ig4xIc1JKU/olDuHtjeNh42yb3 qj9x1+Bw32dJ7ssOdOJ3E3aaIkq+IeFCXiTnebwDsckyOqm5hzhp/Him8Kk5a7PyOGlF q0v0paaVnULDI0tVy0xCuqvjSGF1zCY6EYAVuDB3mH8hYVefWQ5AZ6PUNdwyk8+Rda00 G27A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=I2B59peS; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318675; x=1735923475; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Hp9PbY9waBbGmTmxJ8b3gXyoZVaz509/PhADuooslSc=; b=AB56ff51bz+XzszTx2SsnYP21TPb/LYXSe1SVmhRHpl8Jv1WqcrdCozL6fVBbOll50 5HEhnkgyQrB7mzaIdaEZwj866ncY59IGrV4t21y+uq1sSWH1Uu/rn6oiPWBfuMU4RY4E AcZyBABlc2yrBtUtv1IeI+7UcQk5lYUTyqgTg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318675; x=1735923475; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Hp9PbY9waBbGmTmxJ8b3gXyoZVaz509/PhADuooslSc=; b=lfM36snuh5veXKeWoo4h2G4dS70Oz9AHozcgaYCGSNO68E6aydEJDRpwmAECFZIr48 Ikp7MjxZigfzUeG4+ONPv23kyLTf+WOXM4NFM9DeaGN0f6WTBr/S0Uo/7YfTtQIUyymL PZv2pxsTkU8cb6QLVelfYx/eV8XC3ql53pV9Q6zylj8kz11OnUaD1n3m3zLTWEF90SS8 5AlrIhIOnBCx3PBH9VxQym4ddrJVtBKuMyeBI1TQV79tOWPDlfFDtxEEfpBsO7Qlbq// TGlJuFaGELjIbynUuYxigxKL65+boifBqeFifM69G7allSDFEq0QfFdIfv8rP2WJu1Cx 7hGw== X-Forwarded-Encrypted: i=2; AJvYcCWTmZQpjQLxAJCEzOvZzf+minrWqosbjkxvMk7h4L40Z8IuYAfJWd2iQXU4N7VVFf+2RFHFZr1A1aHHZ92A@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzGrpBOC4GKuPL570kpyfC83/En6rNLWswtuDx6YTsa4xjVWeWO Kmvj96b25/uxNuzn5ONWpo0Zehou+8Mtp6uZ6SUk0ihpWR3IBLu5JMlDABQiyyvu9egAnkwmhw= = X-Google-Smtp-Source: AGHT+IGf5b6F81iGJ2itNVKo/RhLniQkiKN5laTsbgl7hqZjnZwhEIrIqImFZcDE/wTsy4uTyuyDdA== X-Received: by 2002:a05:6402:2344:b0:5d0:e410:468b with SMTP id 4fb4d7f45d1cf-5d81dd64032mr21825005a12.2.1735318675134; Fri, 27 Dec 2024 08:57:55 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:db94:0:b0:5d3:cdb1:60e with SMTP id 4fb4d7f45d1cf-5d8732b4878ls268671a12.1.-pod-prod-02-eu; Fri, 27 Dec 2024 08:57:53 -0800 (PST) X-Received: by 2002:a17:907:1c1e:b0:aab:9268:2626 with SMTP id a640c23a62f3a-aac2cf5063fmr2943277966b.25.1735318673445; Fri, 27 Dec 2024 08:57:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318673; cv=none; d=google.com; s=arc-20240605; b=HgdHoSjHmZf0byVew8CFhBVCx6BEijOoL3/G6vA4mw/SMTsqrK1lndRGWiQBsVaYrx q1ITWpJ8g1MSR6GSOxGlWpQP5QNp/2YXR5GkyGs5M/ipjOWntuoEmHKMel80Gkm6ez01 oMgrtmcu4v/I8ebEIxJn/hsv619zHu0t5oZ0ITyXVPTI7DjDQte2L3WGC/CcN3EBHUcm Luw5mPKcnnZr+0Ghjx9tE4d9GRBOiT4XrzOnJscNFKO1CkyPDe7nioqciE9b3bxd8jfO kQNebH1B/QraWmFd/8NH3KalWIvJu+05xtheqJy5xtNMW/P3eE6UanUOH/pIHGeAocs0 4cGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9tXcK4MzLANKycoQovw1YV+Lipo6MwZ9hAHR/w3gOEI=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=aGCGhDESCdBiGENCKpEDRGECMpUArugVPhyhvgE4YAzNnj0p6G0xVNc8tWlDobTiVK z8M0TERxrruIgzPFDa4mnyJXl45wLaQ92VOwQ4jgkIFft5l9wavcqR/h31uPZeyEt62l +DA+DtJdOWwyPfrV/Xhqb3oA6bXP02j5J+uohioOFEdBXOASdwwq38krFyTFKOXMc3Gq 99JxbsrCz6Tw8rWAqQjhzlpWgynw12L3P7nIiPkNH7s+If9A9uasLiybLMTSfXadXd6V zXYyngQ2ra61mlCFLexnipKNNTyyBLuXWTDyfwPLHVldBnf2HOYBKGl02sU8Uulaxdpj 4YPA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=I2B59peS; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0efe4198sor617195866b.15.2024.12.27.08.57.53 for (Google Transport Security); Fri, 27 Dec 2024 08:57:53 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsL9g7GZaVCNU/cd1fw8mA1AefOZslrsLsk/LD0qN8hdrpRaA4E2aGTH+UbcL8 Bp2q8YunvcCg/4OiF8fLysXJzTfI3ajTx3APaNSn8F961org1qdJqHEch67e6rubwC0uzbP8rbs 1jyaYiNbgEr2yewm2gnpwhxiat3p7Qvsz4VFG5VFyLmPv74lkqR9woKhKcOhN/mY5eItbd8g5eg eAdnD6LRkHm8U5pmbh2QzQZJubAt59INrnJrpauTq1VIoUI8PIIT0gnmoN5aLPfjfYguLwlTpzl XnmuEDP86UfvwJdipvaozA== X-Received: by 2002:a17:906:dc91:b0:aaf:300b:d1f7 with SMTP id a640c23a62f3a-aaf300bd28fmr253744366b.13.1735318672987; Fri, 27 Dec 2024 08:57:52 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:52 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 18/23] arm64: dts: imx8mm: add PLLs to clock controller module (CCM) Date: Fri, 27 Dec 2024 17:56:21 +0100 Message-ID: <20241227165719.3902388-19-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=I2B59peS; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index b1a4cc521bf4..c3287978c42b 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -642,9 +642,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>, <&clk IMX8MM_CLK_A53_CORE>, From patchwork Fri Dec 27 16:56:22 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3758 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 0EF6243434 for ; Fri, 27 Dec 2024 17:57:57 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3ff30b566sf7067119a12.1 for ; Fri, 27 Dec 2024 08:57:57 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318677; cv=pass; d=google.com; s=arc-20240605; b=V670Zv5RTc7Rgter1uXPteXajRrOjZtJCNvoPp7d1Nx57/x9eFm4nxoE4ZmD6VOfkj vsihnluQMZw3zWwH2RebeLIEV0cz3/fUXcDoXlEzV3+6X681YGPAfN5SV1ElADVSnSUC aV6sAyufViwFP5QBjq+yhVpiFKw8ka+X7YCxDvhLhcDtJAut0MQhca3IZWqt/GEN2qRP K8A4VJ4s238itppGeUebO8xmbZGWqpguBkt5rzou3WUtjSAdjBK2nCs0wmJD3WHnfITU IcFnmXi0VEz9OR5Mu4jlvkyCaP1683NeVAw5wW1xcXokVWnEA2tGss5fXuWQszhNlO+W czEQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=70cJpu7EVI3T5NmrNCY4450ohjKbwGQMKtzFQfYLza4=; fh=aXn+596/ndnbna+gkFcWsn3uPymZAmMmbCORqhtmauk=; b=eS2n7j6O5DXW8yni9Dxdmtzq3n6WydYdtbyosX/t+SbysNPQcXw7KPBQgFPeaPclSF fZnzekBe8INmRlnIjb9H/r8sU/kz+tNeNco7Qc3d/sED33hTOBA8aTE2bSEPWbo5llpZ Rqz9U6WId0eWgYnhPspIivTbjF1FZT3/kgui8ZDuFyZHgPvg28CSbsT18oeQU9M7DOxX QdO+/tf5b4ZLrq9gPvxlv+vUYTvyTMySXt7Y4WkYH3z4lOML/RDT/PbrUplRVNDoSmhq wl9bSN2bLgWssnJw1XXj3BGKcsB/V9hCOYORjS1kbaMWQFr8czy79cjLr3uu37lFfrz0 1s8g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VY4tbpT6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318677; x=1735923477; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=70cJpu7EVI3T5NmrNCY4450ohjKbwGQMKtzFQfYLza4=; b=ACjPpXQxwyKWsWJQMK8s85TF6Src842jDj+RATq1xWxyUSqN63ZPClS0ZFj8+hTBJr K3tkJcLSuCUbSjwFwKLPL1ttySRFcV40Iu7gYuDOKYZvSrJBXCzmb8MXGuAVaq6uJNXL rArELArv8GBb8bUYap012qNJZfe4Jvh9eR1o0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318677; x=1735923477; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=70cJpu7EVI3T5NmrNCY4450ohjKbwGQMKtzFQfYLza4=; b=b3HQFtAmuMZJL+8CQkkJOar/g91NOPbm5kaTWSxM6DYQ07LFKxFllenvGuoaFOY4XV TEb/XclYtd2Dp3/mN3Jlj480LpVfLag8elEw7Euabx9yNOtZaq6dqfd7lmjsCT+4fUgV l9ZUNEX2vvbYv+VOagK52ZB4EHaLqKCpdY+L2Ovalk1a3OQGEj7RqsoCxafv/6ezRQjb uA+xS8t+/xG4xG0F3hKx1weg7YPA4k16F3RZGu0uOZL1+sMTfW8wcZN9/PlCJk+8KgkO XVJir5BqwKFfQOnCGbIJUTcg33rsYir0rZpooYvy3pKCNYCWxNSYFpYaaRDNUa5w/d5d 5aIw== X-Forwarded-Encrypted: i=2; AJvYcCW1dwXXQTwcE4z47VnIDDkO0HAVcbgfz95wwl0pDq1p62NZNmxj3QwVgz2SrS3mcYTOGWEpOYWEVgY4MkYB@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yx4LsLn2vpfT4w5rDqkj8kvbz74+nIiyidF+teT7SBj2Kfu9rU8 EVgwuFLE3mRNAtwApJc2e9i1I7YHbejmTLEXQcNWPN1OM/LX2H93/gogsf7ffu/TlQ== X-Google-Smtp-Source: AGHT+IGvcb1ue9WVSVKk/fTHh1SSmut8/YN8pj1pCWvKYkaKRlL2dPyBsvrkvELNhvDX750whwOTxA== X-Received: by 2002:a05:6402:2349:b0:5d0:d183:cc05 with SMTP id 4fb4d7f45d1cf-5d81dd5ee27mr19511297a12.5.1735318676679; Fri, 27 Dec 2024 08:57:56 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9e6a:0:b0:5d3:db71:e5ea with SMTP id 4fb4d7f45d1cf-5d88fd9028bls151892a12.2.-pod-prod-09-eu; Fri, 27 Dec 2024 08:57:55 -0800 (PST) X-Received: by 2002:a17:906:6a13:b0:aa6:9eac:4b8e with SMTP id a640c23a62f3a-aac34650fd5mr2056837166b.41.1735318674859; Fri, 27 Dec 2024 08:57:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318674; cv=none; d=google.com; s=arc-20240605; b=kZASq9/SOdbhZd+deqN+bc5YYdx6+skpbcsfVsaqDwh1QHTQgNCLoSTh19P5M/145V 1TSWiTPX26Rz9SIImEucGrFj5Vsr1WZ6xUJT/2jwbwfmLejn3JtkuoeIkL3blvxmFIqK Do+wTB1OQkV2xy1lDT5xHbqOGc5IFTa2iv0XLXZwZaRVsaDqSWannVLJKi3Kgk4sNHn7 NvNPWq18A4k0/haXXnbJ8YDkI/e9KyL2DWzRbK3jv8xqhf7aiepKmdR2YrUBE0551b4f G9PhK3hpKM+r7dr3+OJ92M4doECOkFF84vj4xwZV+KVHgr69bxhyMqT0q5RC4lCmgX5m +3Zw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Rq1VSi4sJPfcoFKtG/h420vGHkyV2FuPufBKEuYsW+8=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=MJOQHGExrQBmHMGvYZjAkRifXwAa1EALPmKLIyRMjJPS6oePsdAAauquCEy+Vh9nGZ WvZrOzu+l01W/aku9A0Fm2xTtaO46qIMsWZz1z1bEw+FNmi0XKVzYrCPZs8i2puQUKbx RFyYiEMRj+eTCR11mVZPkCyZrtn/3BRIS4PrjWAR48J0B5dkJYlZdwXYp55R4nlBnL4A Ycld7gvTjFbKAcoT9pD2QyameB3QE4X8L7LE3ITls3/n0oqEtuE2I5hyWIeOJVRxW4qt N98mMCY7NK6UxfFzBHtCeTCINAKPAMKC8rZB+WfEZw5yhKmj4zMdQTHuhRnPqB38/FGQ UW0A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VY4tbpT6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aaebb4784dasor375214066b.5.2024.12.27.08.57.54 for (Google Transport Security); Fri, 27 Dec 2024 08:57:54 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncshnvQpXUvJ8LtsdTjIR+vL4UAloAMhvV8j6HKqut0xOUzZ0lWM4JSm8mbDQRY yymm13JTWwwM53zLmTM9VeVrMs4BRE6dVpMhTXbPaCvqkcYyhOT35ttvqeP61TFRLBexH77WrYj JMVhDz4BUfrU8HIUgdkso4Y3d+GEhm8B7jt3vvkBVb+4pqAwxSY2kGZKXLj+aGyyzPoWgPTuZma SOZA9THNQtAsIzCNp+GyA4f9TvsUaxdqSn7qsjANhqZP1herr6dFJ0C2QNLpZM9ij/2gpqRM5uC 17eVgeNRavknV22t5FxgRw== X-Received: by 2002:a17:907:940c:b0:aa6:82ea:69d6 with SMTP id a640c23a62f3a-aac2ad9e63dmr3011790766b.18.1735318674459; Fri, 27 Dec 2024 08:57:54 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:54 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 19/23] arm64: dts: imx8mn: add PLLs to clock controller module (CCM) Date: Fri, 27 Dec 2024 17:56:22 +0100 Message-ID: <20241227165719.3902388-20-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=VY4tbpT6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index 68efa77535cb..ef25c4a655ed 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -643,9 +643,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_DRAM_PLL>, + <&anatop IMX8MN_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>, <&clk IMX8MN_CLK_A53_CORE>, From patchwork Fri Dec 27 16:56:23 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3759 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id AC4D243434 for ; Fri, 27 Dec 2024 17:57:58 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d3cff6aedbsf5807959a12.0 for ; Fri, 27 Dec 2024 08:57:58 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318678; cv=pass; d=google.com; s=arc-20240605; b=Z66+8eViqjROUqiZb8rt3LfH+gVePzoxQ9YhuwlAydK6mBfLVHnrJZC8nGkdugLgTl FU5tWrKHdc+AqHK3lVGcI7e0lG8+RkmpLnGJO8kFE+0TZE8XaSz38se7IoPYCooDRYKY y5bHRsSngpxYAzPhGCkFbTV9Bz3YuA2dilmeXpTOJjrmcBH96MzS3E3Eq+sCXYha19WV Us0zU5jL5Gyb+f8+y4+gfit8JFwP/m8OGF5yNBTyhN93X9FdlCUAWkCB0UMw4PaGKJMa Wyhx2IZtQxHAbps6V10ktFvmQ40/NfP0Dilu1qCShRVUhcg1TfdKretziqtKKxIAZVxO o9bQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=aec+1ocFOMIqDn4AZc88Bl4pEcjSj1sX8Q0sjlIv2lU=; fh=3dJcorggdOF3lLH9sutq2WOPJP3zzXBlPf1N83pcFjo=; b=YkoWHMxqdWtfzo8malYPMFXB15yl/NNTNDzmTwP/LKmuthZkWhXKvixR/jCQcEVVG3 lyHt6tWMG4++2nNeDymoDb3t3FxHmx2wSzpsTArWBJ4fGQtpOAuVGc05CXAjiNxDfZX8 27qpTJFJBSNUyN+WKnI+vmsj4IhCZko0CCWXyggD3S4ZP8LXUW0ScPychUfT4FGhfd0s 5QrYi2uE0sm9jOLn5/IIY+FZ89JIYI4ZJWpTcHGmaDwrt7jot0+MkDBxqw9nDDggcTQm J6F9uEzUTQB8ruStmQQwFKLaXyLZgoTHWyipi2FiH8rQzkeCwy6N/39GxvL20JVwKgsd DIwg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=T5t6SCZs; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318678; x=1735923478; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=aec+1ocFOMIqDn4AZc88Bl4pEcjSj1sX8Q0sjlIv2lU=; b=A33rEXBPibotYnWSF2fepCeT2pKoT4dbL9OX64AnQwmyzr5sSuGlGndPP9wV3XjvlV ITgPf7nL64Kf+fqqr7GPznD2maF78aLjNr18kNkmWqF7mPekEYwgyDLA1Z591JkkoISS NzN7yh9RnknRgjVlat1ZmJA98RuNH7drW8RWY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318678; x=1735923478; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=aec+1ocFOMIqDn4AZc88Bl4pEcjSj1sX8Q0sjlIv2lU=; b=cNuELAb0+dUbzKz0m6r04oMwIam22Q+OCvY2tVH0joREoE2tpdm+HzNcwgtc+fOZml ZRiiw4qGgYWiZnre+ag/ePk2vLAoJaeX1pXvfyI4aBGjWKFhhpHzFiohLvT/tYld3Y13 tReSUbXD8KfQtszBY1fhjPI7IDzrN5kSQN3HdOh545dm4/yZslSuQKeB8LAoTdMW4jDw uc8bb1aBeZ7c+zlQXAefZ731g3fBpZYw9x3ygGsXJBzcLVyfpE7sAM3xCH1JwyKk8Mfr ni/MfiuGvYk3022H4izeeSySyzrxdVxlRhi0iV9SEVYIiFfiyyMGY3YeuM8CPtB+fUJt yi6g== X-Forwarded-Encrypted: i=2; AJvYcCXvABUaNrE9k5ym9MZGZYCOB5mpnOglycahqeX+nI/77NFScM0Y3YkZvLWzOCyxsagFeGgDGsigcnN8heGO@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwXggVHMZ+9pgKOSmpjMZ9x8VPyJecq7k4e8Z2Z4IU4eOmBBlTe g0BNKjZQ05hh4+Xk4aRN5y/e/0dhGjd73O9JV++4kNzKiv1/zgpGk1N3Iur8ZA4YErS22JXnHQ= = X-Google-Smtp-Source: AGHT+IHYSXrlmJbuVbcqY3TlyfXiuRNp6bY/jT9ZgcGsVa85/L/FCnEMea274eQ0N6LVy0qiWiukyQ== X-Received: by 2002:a05:6402:401f:b0:5d6:3716:950e with SMTP id 4fb4d7f45d1cf-5d81e8c1344mr24144456a12.11.1735318678324; Fri, 27 Dec 2024 08:57:58 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:ccd0:0:b0:5d0:b1e8:b0c3 with SMTP id 4fb4d7f45d1cf-5d86cc08effls210031a12.0.-pod-prod-00-eu; Fri, 27 Dec 2024 08:57:56 -0800 (PST) X-Received: by 2002:a17:907:3da4:b0:aa6:89b9:e9bd with SMTP id a640c23a62f3a-aac346970e7mr2250510566b.24.1735318676293; Fri, 27 Dec 2024 08:57:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318676; cv=none; d=google.com; s=arc-20240605; b=RaT289+KPjneO11TwgiGGQRMuYaIswYO3O2VFWmlxs0TmM5bhYA6E/JgQZmAeZVbC5 UsCC8rHQ98BB70sUXIUVkLCvrVYWSdTx4QJWoNSrCG7jPsaWEPerHNbrbU4oFgh6riFy 2B+OI3R57UNcnRvjImjFJTjC9QDQNzvoKEPSJZpYLv9Lo/TNmeEsLuZijUfNWlMJgSBg OYYXycF5oHFyHS14C2VLA06ruzAD3Yg0v+72D25CraQsHbGdyyipNTZPSN33ccNia/WR fAwZ/mOq17UkngZUf0sPufj370KoeJuQDUhVcoSQEtre8es3ULokAnEBNomZr87lrgzU Clrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=y8SU2g1cyJY/YhurmsY4xoxi+5SPo4QoddhIipRwE9k=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=bnAtF4y27KR/wjo3ZmzzzHfIzcx58ChF19g6Yb0PO5I8gu6hobImYNYJ3T5Fo6NNVh s/mhd0hs7OPMZTNfbuJXpGBludt/8nNHIQeuOt15TZ5dnYB0HDWmKXfU2ZRBqkgDlxKV xROyw9C5tKRzn8JQjY1CQoA61trRqSuFAViZAkd6FruhvhPacI/lnWxT9vfwK509Zgx3 u6YTsP4bAfuSkIZJfLYwDPbsgFD5t/0Yw25KX91TlVvF3/RO4U7DEYgCrQiBXYPha4gv 9EYNKwUL0/KIrmFCNTw/R1gLWOn6IXcfE7EISjtlyf94tdnmCcI/N8HkWr7+whshwOwY E3Aw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=T5t6SCZs; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aabf73f01besor651629466b.4.2024.12.27.08.57.56 for (Google Transport Security); Fri, 27 Dec 2024 08:57:56 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsp1d6GaGRR8OLRzaUKhnYujXyXV8Oue3KnbAVXw3OVnmwhxRV3dm1or77KNIl omIZrgpPGG4/99Cg5TpzcUZKeSWpcnbv4t7O6v/b95BQojYUHaMcAo4zHN3n+E3Gq+rSLNP/fVK v/w6c1gy0a5Nf+IjSjnLK9QufFSd+5naJ83vI1DA2zp3SZ+9FMHpkrpUfqAz/TXZ0zyz2rII+Gu ANFMRcH4naphw4se9cspb9WVIGsqis1x43P/XHUqB6IEYBamqV4luW3bHRPvZHI91CxXIsd4my4 U8qfSXDy6LzD3vsOcGM/TQ== X-Received: by 2002:a17:907:969e:b0:aa6:938a:3c40 with SMTP id a640c23a62f3a-aac08228246mr2206907566b.24.1735318675830; Fri, 27 Dec 2024 08:57:55 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:55 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v7 20/23] arm64: dts: imx8mp: add PLLs to clock controller module (CCM) Date: Fri, 27 Dec 2024 17:56:23 +0100 Message-ID: <20241227165719.3902388-21-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=T5t6SCZs; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index a1872b5d6e2e..ccf990a63372 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -751,9 +751,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_DRAM_PLL>, + <&anatop IMX8MP_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; fsl,anatop = <&anatop>; assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>, <&clk IMX8MP_CLK_A53_CORE>, From patchwork Fri Dec 27 16:56:24 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3760 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id B379543434 for ; Fri, 27 Dec 2024 17:58:00 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d3bf75bbf1sf6532609a12.1 for ; Fri, 27 Dec 2024 08:58:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318680; cv=pass; d=google.com; s=arc-20240605; b=PCSkn1w1wDKEarXKjZprZrS2V2tKr7QybkahM8luWJXP0tZ4R71ruisFglFdsGkUBe IVTow4KEH/bciwwo3je61iL3hCuB0i133SWJwoXYBmec+ElkMJ7E8Wmksn231EPl8/aW 2ty+p1Lc9iQLkKz6nQbCNpOnGrtBFSCzX0WwKNbF+GXujiEhT2bk7F40r5G7YfZWzJsX mrQyDS15Hae2fU1BBfq9wdnGghIdKdsxdSwfPOl0Y9B7TJXWuWwxE+2rxr8POEqTVPTM H6c19M4saLGSH30NhE14tFOPWTVYM6PA/jf7bb7P4M1ZGyeQyYX5BMiEyQCA/mEBVwjQ 23Rw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=5mzsbCWIn5qQtOJBFFhQDmIKNtqORVP2WuBSv2B2VmE=; fh=U9/KFz08gJiptDN4rh4b//qZnKLWfwA5Mz8n+KJCt34=; b=k+8FhxdecDmpf4DhT0aZNIha6M/YhH73NdkduzsmUok2qx7qAl6clqK2MBnjzoETKo 0AVR28wQMtYuiodsRowx2l5lCtucnWqfu7N2x4EmbbmHz1twuzQfPQ6N6ckuUvUomijm DH/+ihqdepLAYoM7Pji2XymOGlaLUTY+KiN2TOGPUei3Z9EM3uy7RIvZQJHIdT+G/aYy fFoXr6PP7DdnmmcmqqEBtdmQizQxMOUnNGqv590KnRIgNrMLy2V+uGHVwm7qV9CfrcUu hlP4Clsi2pFTqxVePJVqWwvruiL/o5Wxq8q9FvyqxyvWa3pmlfYYtS64WoAXCRlD1JhI 5Ujg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Jhn1dMSa; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318680; x=1735923480; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=5mzsbCWIn5qQtOJBFFhQDmIKNtqORVP2WuBSv2B2VmE=; b=U2TMOiXq40AT8SDiueq249t6fW/EwC/vlfUJBOXwmOoDwF3xjmEtJ5Jfz212xwmDlb KHAgLJ1pe1uMlo+wFjoK43nHvdIySuHYaE3uA8aQfmbOWfv9qkHWAwuRhg9UBrJKWLyK Gv/wG0EdtObNbr5CAR/lKwTyciq6laUIPI71I= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318680; x=1735923480; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=5mzsbCWIn5qQtOJBFFhQDmIKNtqORVP2WuBSv2B2VmE=; b=nYyp2K/5kb97CDe6kOTRSgTwC4KxLgUWd9ptQpqz/gYxKFuBpskkU1O/D5se0SQ/FO H59vPlK7f9eVeCI4H3F1dMtKk5xynm90PqQU1GXl+4cxR4m8VqDa8g7x6Ls/jAbOW/DK UvLi1cEihwYUlH/9Cm44isU9241kpSAhYpntimhPGITeG3jK9DU+7tSJFvv9kZ9Tn5rk YSthT/hWuZz4BA98bZtL89gLFOUwyZKTMM/zJZ8FNeRAzRhB24GUA1+Y6BPFWCsL5CXQ lc/9pK+YDx4HAImK+CMNqZy2wSHtEoYNt5hjfZXSYTDcpqOJ+CbEHAynSMsbGbpSX0t5 PRZg== X-Forwarded-Encrypted: i=2; AJvYcCXbVFRxfgX9+XtCDHWiaqriqZ64iDr0pAMAmhu9eejB1pKxtMeCKFX1zlva+7PLGmgkD16SLw80DL6k3Mwf@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz3swCMrE48bAiauwA2C3qy3/ugXtH/NWElfKcWl5+4fJYYL8nG hj/F5/D5VOq1e/VcFdjhQp3lWtiQ62m11SZKdrAXL6XQgOp2UbqvIcYrWI6BjAp/JQ== X-Google-Smtp-Source: AGHT+IHTv54Ud2F+a6qqtM+WVY7aLJXoBpKqBRptatqUZPQjVoO5LRBmeaqxrNmOL9MXfWQ9tddPLQ== X-Received: by 2002:a05:6402:270f:b0:5d3:fcca:cab1 with SMTP id 4fb4d7f45d1cf-5d80248209dmr27805997a12.15.1735318679740; Fri, 27 Dec 2024 08:57:59 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:e9d:b0:5d3:ce70:f232 with SMTP id 4fb4d7f45d1cf-5d8a84f20e9ls229694a12.2.-pod-prod-00-eu; Fri, 27 Dec 2024 08:57:58 -0800 (PST) X-Received: by 2002:a17:906:f597:b0:aac:830:fb76 with SMTP id a640c23a62f3a-aac3350650amr2655376566b.14.1735318677914; Fri, 27 Dec 2024 08:57:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318677; cv=none; d=google.com; s=arc-20240605; b=ZlY0Ebmi0wpEjW/pZ3jEW2MAa/XSHfuk4Yt+kS/BW612R3Je/V9vsiZb5oqttK0SAL aJch08tu42n76cUAoFfPqeJGt7IbkD1u1s/kP+oqf3Hcc++wcwv4Hh2w0Q6o1EIN+aRD BkUZ+CgG2ROsa/v4oPZhzsr+zRMRhd6UmpjQ+QbLHSO97afJfpD2T3P8cUThV7wH/0xO HzSqegzHI3Mg2BpbnjvVncqsZDeknRLVzz3ZMZTbd93kQqvl9Qq5m53KOiNkug8B/M6C 1+rVONUenhcN8oWno6L5cXuqyJGDILwe0/iOzTuoSPT58ShoPqhVdw315kkDfKQ+lQ1P OMXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=ZqUbS4QFbQjY9acz5KfEUvUnduu2cjIu1TltoLZFYZg=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=RfYU37l7J3zJOmdvXLMcgB18IYbNV7xLRoTu3OzzNFU67V1Cmpam3vcKudkvhZW4sO /BwGNAJ1huni47ig9zZbFA99uAH3CO5A6Xci1xD/QGGFVBaJFWKyDT9ZqGWXoR1wsr4N RWgyBsMdFDHKxwfcPZo4BUEHgbKEgFMz4UwBeod1FnOwrus7vFV92Lr8oGRihzOQIYzU Aa/guDkRwML3hFw4aXjGR2GbohY4zCCuS35PU/pEDjSaqmhICXdNxk0X9pkcTwZ0nGVN 1i6qtLgVpiGXf+CWjI+sdTAM9iamSz0+u2E4k0uLImF9/uLnEhAi7A+tLGpVm4r84cGc Ec9A==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Jhn1dMSa; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aabf71eaf20sor642115666b.2.2024.12.27.08.57.57 for (Google Transport Security); Fri, 27 Dec 2024 08:57:57 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnct29M/XJykPZf6O41rR/oIMKPJnYJWIAGNpnx+y6EZwhPhdFqyu4577TjMODcp oC8r8yO/3ElVwVyCQbdc4KJBlogHtT5j4DL2dEyGfNWYVu4yPvXO9VHDtKhhfqeikV0AqovHigp hZsApUmIxs9bUukwpEmSGlOYe43uaaliZnAuNgyIC/egHCO0oA6hvJf1czxNxiTbaJ38oAPM/zV tRTm/oSyUXeKxlGJmx85NrLz7wE+fowW0Tzs81hjztrMdSQ7hmUB9Bt1X+/8xOIypdwMpmKG5nK eK1dQXfdv0+31fhu6vR5Rg== X-Received: by 2002:a05:6402:2346:b0:5d8:17da:dcf0 with SMTP id 4fb4d7f45d1cf-5d81e523027mr20469463a12.4.1735318677486; Fri, 27 Dec 2024 08:57:57 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:57 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 21/23] dt-bindings: clock: imx8m-clock: support spread spectrum clocking Date: Fri, 27 Dec 2024 17:56:24 +0100 Message-ID: <20241227165719.3902388-22-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Jhn1dMSa; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The addition of DT bindings for enabling and tuning spread spectrum clocking generation can be applied specifically to the PLLs. The "" value for the fsl,ssc-method property is specifically intended to specify a "no SSC" case, as in the example, when you don't want to configure spread spectrum for one of the PLLs, thus avoiding the use of a method that would only make sense if SSC were being set. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- Changes in v7: - List the PLLs to strictly define the setup order for each of the added properties - Drop maxItems from "fsl,ssc-modfreq-hz" and "fsl,ssc-modrate-percent" properties - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - Improve the commit message - change minItems from 7 to 1 for all the ssc properties added - change maxItems from 10 to 4 for alle the ssc properties added - update the DTS example Changes in v4: - Drop "fsl,ssc-clocks" property. The other added properties now refer to the clock list. - Updated minItems and maxItems of - clocks - clock-names - fsl,ssc-modfreq-hz - fsl,ssc-modrate-percent - fsl,ssc-modmethod - Updated the dts examples Changes in v3: - Added in v3 - The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. .../bindings/clock/imx8m-clock.yaml | 47 +++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index eb2e6e702de9..76040ee9cd5c 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -50,6 +50,46 @@ properties: along with the oscillators, are used to generate the clocks for the on-chip peripherals. + fsl,ssc-modfreq-hz: + description: + The values of modulation frequency (Hz unit) for each clock + supporting spread spectrum. + minItems: 1 + items: + - description: audio_pll1 + - description: audio_pll2 + - description: dram_pll + - description: video_pll + + fsl,ssc-modrate-percent: + description: + The percentage values of modulation rate for each clock + supporting spread spectrum. + minItems: 1 + items: + - description: audio_pll1 + - description: audio_pll2 + - description: dram_pll + - description: video_pll + + fsl,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/non-unique-string-array + description: | + The modulation techniques for each clock supporting spread + spectrum in this order:: + - audio_pll1 + - audio_pll2 + - dram_pll + - video_pll + minItems: 1 + maxItems: 4 + items: + enum: + - "" + - down-spread + - up-spread + - center-spread + required: - compatible - reg @@ -84,6 +124,10 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + fsl,ssc-modfreq-hz: false + fsl,ssc-modrate-percent: false + fsl,ssc-modmethod: false + else: properties: clocks: @@ -133,6 +177,9 @@ examples: "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", "dram_pll", "video_pll"; fsl,anatop = <&anatop>; + fsl,ssc-modfreq-hz = <6818>, <0>, <0>, <2419>; + fsl,ssc-modrate-percent = <3>, <0>, <0>, <7>; + fsl,ssc-modmethod = "down-spread", "", "", "center-spread"; }; - | From patchwork Fri Dec 27 16:56:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3761 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A927843436 for ; Fri, 27 Dec 2024 17:58:01 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d3f01eeef8sf6808188a12.0 for ; Fri, 27 Dec 2024 08:58:01 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318681; cv=pass; d=google.com; s=arc-20240605; b=Or3ESetcTL5mV2z4BA/FL21jRvoUrn8EPQkVgqSqWXmBsq7H4W7m1wGJUv2nuRuPzN +5rqD1cmCwWqzVYNasPsrcB+SVvfCbC81/2HITIigG/XdXajbl9tRPu9JOayT6cx5RKO E1PFJZpdBi7Us5MT8oSevxDWRMyJMBvGALqw0PgqXmpnYRUYwcngqnvpVKAq9sl5gSE+ 9ncqoOc09u3bM5zPqFDyMqcXvUWYUVHOkUPoEICTzcmgZMbb5hXl+jvy79Lk9RuJtdXe Q91r9UfcCOq1M2OB6jmD6LoGKjHvjatlYlet9T6WR3ffsRCVf0QIQR46GQaWSfBIfbni iuDw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=UcsG9FcafiVQX+NtmAt3hRm362hrgT3NC78iAvUWkII=; fh=4JcMjYjBWg/L45hB7XIX6gJmYdEu+RjOAAyT/fy0ovs=; b=P7lefB42vv0E2GYfi/Q7sAfSt0SsrWgKcjt94ogo7lr50seAD6LD56pFjH5CL0z42W uMKj0kWalVVzx+Yg50rqLydeX+V4a09JemAS/1jl5HsAnWzRliivc3o+6u5wSg2+R6X2 xHJsAZlK6VZxPXxQaaYGEepHGY4bJm+Ab6FlaoUL0zOC5FrDzclfTGAHhQF0TwkwdAIe l//FJ1mUCsj93pv0LwH+i55FMn/QeV9xye7fx9knCNFMB9zBeB+r06RM0772x6I8GbCF XVsTdSnacbYIApZgAOuEeo5SAdUsc4gqVVat6uE5T+4imk4UuzRbMYok/b+fk5WkLSzG TgrA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=n5+Yo54W; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318681; x=1735923481; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=UcsG9FcafiVQX+NtmAt3hRm362hrgT3NC78iAvUWkII=; b=jft/ZjZTJfQ5XTbLGuFyt0I2gDqsOBUADF0Wm73aQ7C31T4I09nQrdj8h8fuY28uvp yQT/K3AhKONb13w3Wwr+LQVnFDUJRXspBTEQ+FC5x3co7/RhIiWJokwB/DzDIv3w7f5+ 0JyB32OlvG4BU/j5UpEqKBub4FAE+UlbXuYbw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318681; x=1735923481; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=UcsG9FcafiVQX+NtmAt3hRm362hrgT3NC78iAvUWkII=; b=Hk3EhfQGW56ebllBUyBQw2IlymtyKsKNQg3RxoJSXsY8Yt44LiqjsAZ9DBjI5dJmKK QhxqqVxAj2XVx56/kJMTQASamPUJ0xiunB+5E87I422F5nD4DnV8j0kW3B1N1yvnRxBE rbb8M8mw9QaqZ08zT19USFkXNwllKVO4BsbBVuAD3hPWVKwI+9xzVGUbGyBI8lnqbDfG HUb7gwzo/lzwurnHnToRc1hII1bTDrSv4nOg5hzOv3/2bMMnDazxLrUh7DMuKA4UhbCN 8Nh2t5SXnqQ8bZ3nEgZSMvEyBkfbtO6zRMnRE8mdYLEVi/OrUD486BdXr52vBH9HT7bq 1ECA== X-Forwarded-Encrypted: i=2; AJvYcCVAiey0c38pISE2o+6EGTtE9juxOnkE0lNeiD8DdlE6C57D+G9d+VNuB89fAoipdiMyZQTRjJjZCC9drErt@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwOjQZHNh6ygxzaWSG6Rpxsz7WB79QOuyHSDIPR96cNwSMQVciH oxaXBlb/snCwMN2vXW+68EIH52H4VEn0hr01EWdm2z86Y+GRM8oVkQcfp58oyme8Y02GhX0kfw= = X-Google-Smtp-Source: AGHT+IFe7OH8dmKiO5ujO0jQIJzPMj5XFkAywrvQ+x4q73kXJ8+yxHJ+OpPFyhWTBai3XatCp1h5dA== X-Received: by 2002:a05:6402:5245:b0:5d3:ba42:e9fa with SMTP id 4fb4d7f45d1cf-5d81ddc01a0mr66468377a12.16.1735318681267; Fri, 27 Dec 2024 08:58:01 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:a455:0:b0:5d0:e410:4698 with SMTP id 4fb4d7f45d1cf-5d87a5d96a4ls739176a12.1.-pod-prod-05-eu; Fri, 27 Dec 2024 08:57:59 -0800 (PST) X-Received: by 2002:a05:6402:2693:b0:5d6:688d:b683 with SMTP id 4fb4d7f45d1cf-5d81dd9c716mr60769471a12.9.1735318679401; Fri, 27 Dec 2024 08:57:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318679; cv=none; d=google.com; s=arc-20240605; b=VypEv/TUwNf3C/1Vw75jaZr1p7xWv6EZOqGAk08vw54c9mNT3Wo35V7RykT4jzoOD4 jviv0aDNxE87Vb2zF4CRftIWiyZOSQLh6kFjjKMiaYqn4fuBL1D5NMoIAn9UlRbGmTtU 28r7IJj316EJww2OpgjWMaUKyb6q2jFrsVaKL1DI78NAIBiJztQq+QvfL3yv3LqDyYfZ 4Y2C2RDGYvXZxc07g7LsgxFHulDcMWlShDbm4y2BbGEmdnliP7bAIwdO2aFvOTXE3UM5 2OxyvJL5wwZkEn7ZfE5NHzPO9newmMuLv2ONYD6ns+bDKArdGrhTNT8VvEiY7FI+qGcx WJbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=amw3Jgbei0RitJdkiNW15Rq4RQFyAbmJQvbl0wunMWQ=; fh=qtyXckgbBbLtvZf5GbbGzM1eq+vR1FBslTS8HapIlOs=; b=B/+TL3uVnJFQVFLE0+FyvBqqVJME7kU19gmo8+Kj8c8rJUifUvfUHgNm6NHxRBr+HD ELU8Sz9NDW0hZQH72p7t9fT6VgWB/Y1P/uC9PONRJqvIYTuOvyrWCiaa7gBYW1JxCcYB dHN/t4c8UlASKjDM/7Cpvio72gi6Bm7qXSbgw6RyCwJxyIJXhW+IU9tIivg0vHLgXxRh IbXJE/dglk+CRo5V1W5laNQsIOB4VVDfKUsj8yGXodIymlkcaVS47NwtNtXAw01NQ9rs IsE+oW81pTQ3kdCWLcr7qLGxGTTlSCzq0+Krzixe0YJhtXJoifAIsewHgJaqofyNWnM4 84mA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=n5+Yo54W; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4fb4d7f45d1cf-5d806ff214bsor5419557a12.7.2024.12.27.08.57.59 for (Google Transport Security); Fri, 27 Dec 2024 08:57:59 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvptsdJZtcMkz7YJdByK8RzpXFp6t+rjY8gCCiunNOZrnZy/5gb29o8RaJ1VMR tZjemyGn9/2fItxqA9eX3E8/9HBYHRD3hrDJPWPeTvCHkV+LEh/DGwg3rOV2vUV9mfTbjDCtAQ1 Uat/3BghhnhIjk2Gj9NfYyp9CTQIhlesEXrXEeXPUbfZB3airgb35mwN8NkbKpqBGAWFS/uY7XT Tjm/C2ecZb6bKRkf6O6zW9m1nTfirMPvkGkhVRe9aF82K3jWrkqqLbAQ/DtNqDOnVsgjy4xEDrQ zyCCbzuvRIskwL9aNWVerw== X-Received: by 2002:a05:6402:3224:b0:5d0:d3eb:a78f with SMTP id 4fb4d7f45d1cf-5d81dc79cadmr66066660a12.0.1735318679004; Fri, 27 Dec 2024 08:57:59 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:57:58 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 22/23] clk: imx: pll14xx: support spread spectrum clock generation Date: Fri, 27 Dec 2024 17:56:25 +0100 Message-ID: <20241227165719.3902388-23-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=n5+Yo54W; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock (SSC) generation to the pll14xxx driver. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- Changes in v7: - Add 'Reviewed-by' tag of Peng Fan Changes in v6: - Update the code based on the changes made to the DT bindings drivers/clk/imx/clk-pll14xx.c | 134 ++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 16 ++++ 2 files changed, 150 insertions(+) diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c index d63564dbb12c..c20f1ade9dff 100644 --- a/drivers/clk/imx/clk-pll14xx.c +++ b/drivers/clk/imx/clk-pll14xx.c @@ -20,6 +20,8 @@ #define GNRL_CTL 0x0 #define DIV_CTL0 0x4 #define DIV_CTL1 0x8 +#define SSCG_CTRL 0xc + #define LOCK_STATUS BIT(31) #define LOCK_SEL_MASK BIT(29) #define CLKE_MASK BIT(11) @@ -31,6 +33,10 @@ #define KDIV_MASK GENMASK(15, 0) #define KDIV_MIN SHRT_MIN #define KDIV_MAX SHRT_MAX +#define SSCG_ENABLE BIT(31) +#define MFREQ_CTL_MASK GENMASK(19, 12) +#define MRAT_CTL_MASK GENMASK(9, 4) +#define SEL_PF_MASK GENMASK(1, 0) #define LOCK_TIMEOUT_US 10000 @@ -40,6 +46,8 @@ struct clk_pll14xx { enum imx_pll14xx_type type; const struct imx_pll14xx_rate_table *rate_table; int rate_count; + bool ssc_enable; + struct imx_pll14xx_ssc ssc_conf; }; #define to_clk_pll14xx(_hw) container_of(_hw, struct clk_pll14xx, hw) @@ -347,6 +355,27 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate, return 0; } +static void clk_pll1443x_enable_ssc(struct clk_hw *hw, unsigned long parent_rate, + unsigned int pdiv, unsigned int mdiv) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + struct imx_pll14xx_ssc *conf = &pll->ssc_conf; + u32 sscg_ctrl, mfr, mrr; + + sscg_ctrl = readl_relaxed(pll->base + SSCG_CTRL); + sscg_ctrl &= + ~(SSCG_ENABLE | MFREQ_CTL_MASK | MRAT_CTL_MASK | SEL_PF_MASK); + + mfr = parent_rate / (conf->mod_freq * pdiv * (1 << 5)); + mrr = (conf->mod_rate * mdiv * (1 << 6)) / (100 * mfr); + + sscg_ctrl |= SSCG_ENABLE | FIELD_PREP(MFREQ_CTL_MASK, mfr) | + FIELD_PREP(MRAT_CTL_MASK, mrr) | + FIELD_PREP(SEL_PF_MASK, conf->mod_type); + + writel_relaxed(sscg_ctrl, pll->base + SSCG_CTRL); +} + static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, unsigned long prate) { @@ -368,6 +397,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, writel_relaxed(FIELD_PREP(KDIV_MASK, rate.kdiv), pll->base + DIV_CTL1); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -408,6 +440,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, gnrl_ctl &= ~BYPASS_MASK; writel_relaxed(gnrl_ctl, pll->base + GNRL_CTL); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -542,3 +577,102 @@ struct clk_hw *imx_dev_clk_hw_pll14xx(struct device *dev, const char *name, return hw; } EXPORT_SYMBOL_GPL(imx_dev_clk_hw_pll14xx); + +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + + pll->ssc_enable = true; + memcpy(&pll->ssc_conf, conf, sizeof(pll->ssc_conf)); +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_enable_ssc); + +static int clk_pll14xx_ssc_mod_type(const char *name, + enum imx_pll14xx_ssc_mod_type *mod_type) +{ + int i; + struct { + const char *name; + enum imx_pll14xx_ssc_mod_type id; + } mod_types[] = { + { .name = "down-spread", .id = IMX_PLL14XX_SSC_DOWN_SPREAD }, + { .name = "up-spread", .id = IMX_PLL14XX_SSC_UP_SPREAD }, + { .name = "center-spread", .id = IMX_PLL14XX_SSC_CENTER_SPREAD } + }; + + for (i = 0; i < ARRAY_SIZE(mod_types); i++) { + if (!strcmp(name, mod_types[i].name)) { + *mod_type = mod_types[i].id; + return 0; + } + } + + return -EINVAL; +} + +static int clk_pll14xx_ssc_index(const char *pll_name) +{ + static const char *const pll_names[] = { + "audio_pll1", + "audio_pll2", + "dram_pll", + "video_pll" + }; + int i; + + for (i = 0; i < ARRAY_SIZE(pll_names); i++) { + if (!strcmp(pll_names[i], pll_name)) + return i; + } + + return -ENODEV; +} + +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf) +{ + int index, ret; + const char *s; + + if (!conf) + return -EINVAL; + + index = clk_pll14xx_ssc_index(pll_name); + if (index < 0) + return index; + + ret = of_property_read_u32_index(np, "fsl,ssc-modfreq-hz", index, + &conf->mod_freq); + if (ret) + return ret; + + ret = of_property_read_u32_index(np, "fsl,ssc-modrate-percent", index, + &conf->mod_rate); + if (ret) { + pr_err("missing fsl,ssc-modrate-percent property for %pOFn\n", + np); + return ret; + } + + ret = of_property_read_string_index(np, "fsl,ssc-modmethod", index, &s); + if (ret) { + pr_err("failed to get fsl,ssc-modmethod property for %pOFn\n", + np); + return ret; + } + + if (strlen(s) == 0) + return -ENODEV; + + ret = clk_pll14xx_ssc_mod_type(s, &conf->mod_type); + if (ret) { + pr_err("wrong fsl,ssc-modmethod property for %pOFn\n", np); + return ret; + } + + pr_debug("%s: SSC %s settings: mod_freq: %d, mod_rate: %d: mod_method: %s [%d]\n", + __func__, pll_name, conf->mod_freq, conf->mod_rate, s, conf->mod_type); + + return 0; +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_ssc_parse_dt); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 50e407cf48d9..38e4a4cf253d 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -69,6 +69,18 @@ struct imx_pll14xx_clk { int flags; }; +enum imx_pll14xx_ssc_mod_type { + IMX_PLL14XX_SSC_DOWN_SPREAD, + IMX_PLL14XX_SSC_UP_SPREAD, + IMX_PLL14XX_SSC_CENTER_SPREAD, +}; + +struct imx_pll14xx_ssc { + unsigned int mod_freq; + unsigned int mod_rate; + enum imx_pll14xx_ssc_mod_type mod_type; +}; + extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; @@ -489,4 +501,8 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf); +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf); + #endif From patchwork Fri Dec 27 16:56:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3762 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C77F343434 for ; Fri, 27 Dec 2024 17:58:04 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa683e90dd3sf638958066b.3 for ; Fri, 27 Dec 2024 08:58:04 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735318684; cv=pass; d=google.com; s=arc-20240605; b=Fqr7EMGp340ZXfgoE/1/7Scz7EqF+NDVkIMAxcJvtl0pz1p1twPRmE+LuUcJIq/pSH l4y/q00zog3BHYnCVPSgANviTx4XIbn2x/IxzeWOClQcamEeooU4ByRiZyhQNKQgT4fs G0wu5Q+zlN7utttUQ+9BViTVhnwgCz4r7K3mQwb97Tsp8DVhBr1hA99birwp1t2lRuHR LJsk25CEK0ee5E7bkItAiQ3tQMUMNZVhSY9ncQGvahLZpvYaiAw5lDpNc5JSsXb75OAZ TKoKEn4pEGlceLPly34e2fi0keNiHO7gN22J15it+YmsoufMtQTj7/Dak6XsDJmuFClu 0TCQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BaSTRnHUsnhIv/8zA0ysZpAKDQp1C1s57I+sPOkgxeA=; fh=RilTidoywDbsL82lyU4UqZXWXUQ3j44eq0DoduKLosM=; b=JHy/9c6yCh6/e5mpYe5pLasNGcUhN2MtUn0EGg08luycE59ka08H8XziHOERU59SAd 1oV8yiCeMOaAPFGo9+TKrBVm1jK28qDjbhuCfU1GzkZfIj1QPzowNPotIYFPNERC11HY Luw7yYgHJaYc0TL5kjFlx6mfdQA0T+2EqficM9cPO2mkwUIbnk/M+nISfHiTL5dq35m0 j4qvb1eZowz/ZbUT0t+CU426tC37JiMV59V+ph+DQrwTl6Qb6/zY1WxtAN0yukalq/6b ZCUkLgWe/apJFBP7N3r9moCDQ0fipLRKUxV9j2DGJDp9ukizK+M2sJyRnORQrwBnj5Km CfKA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=En+LWJIi; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735318684; x=1735923484; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=BaSTRnHUsnhIv/8zA0ysZpAKDQp1C1s57I+sPOkgxeA=; b=R06i/UrZvf3KlGKHxchLuLp6u+sYKlSUB1IFVQPGJA1GAuJZyhadBQ9i3N4QNxdt+Y LXOSzA96E5Vd2TSj0L0Xxv0Cw+NRlOblskLbE1mfQcnm8472DQtig+l3TNmvvXDk5wFN H118OPQa28btBDgeNMsMCK+8sYf+0tdZKkomM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735318684; x=1735923484; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=BaSTRnHUsnhIv/8zA0ysZpAKDQp1C1s57I+sPOkgxeA=; b=GxA9eNzhMgIAIIwrrBaojmhQ4DNA+H2HGbgKVHXsxSD0x7/kyCCaoixYH0Lb1ZUdMD Y4lK5Vzg6w8sa0VEV061T58BFxgrwkd15x7lKO4GHiKYtBNc5oe2rMifc21MtWW2A9m1 VrVSepS/PIar7B/IyhtGHvHrE4/v1TvtKSZw7fkNDCycspIv4QMyZWt7wp/6RAAYR9Nr 7rV7Ed9SUOSxENMbxGS18CowmR3B/4u0yYfICXDIyBRTwivlqusNFL/1qKFS4INzr0gC dlP6kuwD6+p+9hzTkrhprK+3kM72MnCtDwP4b7Kg52/J20qbNdtPU1V+5/ayqgQsu6x4 TstA== X-Forwarded-Encrypted: i=2; AJvYcCWGIDzrntVpiPY5OCT7DVdaA4AvofuZrRyU0YzmeDfnzsoQzy/3gf7NMInMQaX0oSmX4axG36ncuM2CtyWQ@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzFRpnPJgVT3fxuKtvvjxKcZ7Gj6SYbh8lbuhIktah5m2H2xbX9 /YqIBRPs9LV+pzzzbsAIuln0PvmewaRg8WRk5VsoGxu84cOjvbB7Y4Ng7/zjJrzp+g== X-Google-Smtp-Source: AGHT+IHjm2K8GcF1ray5V9syYe1zrafzPVvBpnoLN7LmsMHxrOND3qFu+lO2qNHLIgIDR9PqkuVKnQ== X-Received: by 2002:a17:907:2da0:b0:aa6:5201:7ae3 with SMTP id a640c23a62f3a-aac3465011bmr2294591266b.40.1735318684429; Fri, 27 Dec 2024 08:58:04 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:c310:0:b0:5d0:b549:b21 with SMTP id 4fb4d7f45d1cf-5d88fd90365ls178715a12.0.-pod-prod-09-eu; Fri, 27 Dec 2024 08:58:02 -0800 (PST) X-Received: by 2002:a17:907:36ce:b0:aa6:7165:504b with SMTP id a640c23a62f3a-aac2d41ebc3mr2951777966b.31.1735318682398; Fri, 27 Dec 2024 08:58:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735318682; cv=none; d=google.com; s=arc-20240605; b=XQSBaC66OE+yZGJS8LrorFLDdBmxeeguB/vW7n1DhCczqnVLVekU4qVvtR93TqfRjL UDvixZX7xqPnt/+5b1oNcMblPgXwNqn1GxnYtdhlzSghQOlz0sccFxupCBpN96W/5P9/ pGwEJsbf5vd6TKDqUaqhssQHuBSzfQcb0IJkQk6jzgEBy7twXuB1qoyGiEp6Q/+4SsPW W3WildPceOrFrS2ss0uiqJEaSOYG94albA2gldg5An507KrOzto08zGtQJtE2CLvp6Dl De5wcs0UFH5hH/E0haqKRHva+jRNx065oZGFhC7RGI6ko8okmP9RYa87P/aBO1augo2M wQDQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=t9y65mSKckiOGkTEuAAogO736LDDvGviKkEok9cQB10=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=l0OMGM2MMX4Bw8u8fYKarjeURPQpDnmBd89hruoA2IviqONmoMLBDNfxQkd0CA1dRd w50R/qNoUyfyP5BVA3nndHv2hA6FRM1zDjajrTtT8b4oDsRrExLDrkYGRp3ItKaEdVj7 MXHoVaj+th4w8GnrwquVZA2JxBqZI4qnzSo95PQawl2e7mzd+DpdQkFPIraqm4geWvXD PzY5Y4MrIDKCDFM3QbZZZRXO/CVq9nop3i2zwd1COYqjwQPc96QkpzOIZaCqVSX97aWt JbeKhV5fhjRreHMzCF+abmanrNLkbPPxMxBpxtQ9bem/MLYoMk7Q8a0K4w3VHmm4+4eJ eidQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=En+LWJIi; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0f00eee6sor279064366b.16.2024.12.27.08.58.02 for (Google Transport Security); Fri, 27 Dec 2024 08:58:02 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsWrWNAQql1tUnjflNo23HN9FLGEjvjrMimRnzrUpHOJhUOyY28vHt4ef456GX Ijk53xRMXIbuEYP1VHAe3ttBgyzfvVmb+Du3qB10vxYXBEr71Wvg1NYAMUeBi0cKUrydjN/t3lg DB5UGw757Z6l+PBTA+MbwhL6JnTdxLpujySSg8bPgtsDKCF6tN3VuJGGw9+/XF0MZWcyltnGsNx d8zfm9vq3/3uOuhYQUO9h326EQmWUy/bnSJLsxxQKN2YqR8007rZ8ys8v7npAd343Gj2OpjI7QD ErDinIe0f2dpWq8fTmP+sQ== X-Received: by 2002:a17:907:2d2c:b0:aa6:8a1b:8b78 with SMTP id a640c23a62f3a-aac271318f9mr2143573966b.6.1735318680458; Fri, 27 Dec 2024 08:58:00 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0f0159f1sm1130097266b.154.2024.12.27.08.57.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Dec 2024 08:58:00 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v7 23/23] clk: imx8mn: support spread spectrum clock generation Date: Fri, 27 Dec 2024 17:56:26 +0100 Message-ID: <20241227165719.3902388-24-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> References: <20241227165719.3902388-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=En+LWJIi; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi --- Changes in v7: - Add and manage fsl,anatop property as phandle to the anatop node with the new patches: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v6: - Merge patches: 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop to 05/20 dt-bindings: clock: imx8m-anatop: define clocks/clock-names now renamed 05/18 dt-bindings: clock: imx8m-anatop: add oscillators and PLLs - Split the patch 15/20 dt-bindings-clock-imx8m-clock-support-spread-spectru.patch into 12/18 dt-bindings: clock: imx8m-clock: add PLLs 16/18 dt-bindings: clock: imx8m-clock: support spread spectrum clocking Changes in v5: - Fix compilation errors. - Separate driver code from dt-bindings Changes in v4: - Add dt-bindings for anatop - Add anatop driver - Drop fsl,ssc-clocks from spread spectrum dt-bindings Changes in v3: - Patches 1/8 has been added in version 3. The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. - Patches {3,5}/8 have been added in version 3. - Patches {4,6,8}/8 use ccm device node instead of the anatop one. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. drivers/clk/imx/clk-imx8mn.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index 984331372139..9a04e8138b7d 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -306,6 +306,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) struct device *dev = &pdev->dev; struct device_node *np = dev->of_node, *anp; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int ret; base = devm_platform_ioremap_resource(pdev, 0); @@ -347,9 +348,21 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_REF_SEL); hws[IMX8MN_AUDIO_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL1], &ssc_conf); + hws[IMX8MN_AUDIO_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL2], &ssc_conf); + hws[IMX8MN_VIDEO_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_VIDEO_PLL], &ssc_conf); + hws[IMX8MN_DRAM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_DRAM_PLL], &ssc_conf); + hws[IMX8MN_GPU_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL); hws[IMX8MN_M7_ALT_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL); hws[IMX8MN_ARM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL);