From patchwork Sun Dec 29 14:49:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3766 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D88563F174 for ; Sun, 29 Dec 2024 15:50:35 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d821f9730asf1352959a12.1 for ; Sun, 29 Dec 2024 06:50:35 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483835; cv=pass; d=google.com; s=arc-20240605; b=LNtk+t5mTgJQjcvxXVuw1irJEm9Aj+WYrIM/BxqAmgaqTTAnEEdm8gz/CUA7eOyLnA Gg8AdWSpgJsdUVKudfW4w5D/Vm9jlWz61m+PWOpbwWgi1FdhR9TxReaswHKd6a4vfFwt axr1x7p2/2/+SlzfmmvHTwxZ3gI3zoN5NVCxo3PzOGyzP4Mpghs1aop8ry3wizbc/Qx1 efl2kHQAdcv1Tg49C1h/beS7H2KuNYEml74T9/6avR10gylXKYnJKhVfh+q/0UpjtOgi Wr7s7N7eZZGdXoWaWvJnqDiGT4rxojxMGGyWF6O6+yxqmmpNh1K24MBcG8didCSQjyHa YP3Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=GVGMON8ZXlb8f2P01bijsfyAUOkDZNjQ94ajDxszB8w=; fh=v0DeQnwZvf0OH2I6sDuPqMl1axNehLje/5qK6s+epME=; b=ArEAzaph4ATFK5KXoS9vWivep16Z1tKbkuKDFkBHEX14jK9Yvnf46N9OOF/n1eI9TH zjUW4rEj5V2ZUlPz0/UagJdxzNMSi/CwdH4oOTERcp7puHyPUezy5JmQ6F5QqjSvC4Wv asPDqzZb6AP9nHzmyyxbDx4HoA+2fEJSpkfdks5m2bA10Rmd6+J+9z6wbhXEPxvRZp+9 58LqcLX0TFgpQ699EGRUMNzaXc31FDXR3cYMUqwwr+U5tivhcV1lSjPAFVIfu/WYLK5f U15NL3hAIrER/FJJZjU4APokG/2EnHk/QQfh2g7rotAoEOui9+0vlnW5qy/T5Rrky1K9 srDA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="OBIFa/2O"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483835; x=1736088635; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=GVGMON8ZXlb8f2P01bijsfyAUOkDZNjQ94ajDxszB8w=; b=XiEcfKodUr3tGJN2H2fTbo0tIZmZmJzO2q4u2V9+CygS4lYYc23WqDJP1KAXvrV7nN p2tJTuxHAKjfUAJjFMMRx8yC9AH2D0QJcfyo9erRjHw2zgACDoAnTX0yz1WrSsN/U6cb NIuqQTf5PDXfwFXt9QScq5sgnZC1RVT1UOWko= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483835; x=1736088635; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=GVGMON8ZXlb8f2P01bijsfyAUOkDZNjQ94ajDxszB8w=; b=I+Pm9bNTevwxf67lm/lnsyEjz9EKn4uCcjPQKYs0AVOREtjHS/tbpbv5pqVUvUA9hu LjmTiTMW5sDuExPiJevI+fGvtj9dJcboQhtpeJRIigly6vj3Bbo1vchcOVllnJO+cdrv zUH52VqYLaOuOLSjFNfXLMq+neyYdGGKuUGooocAEYLQFPUGP14QjVPmmP2xh554zrjd CqipORz1ALSNWpQwAaRyd0q44HB8qtaN9DGzScChSCPFL4vunmQRSScLAA/xNCF3Yo/o gpbtVw4ZS+Xh7DE2lU/OuLCEGVTtVHPs5VXXr2o+JZpZrDn8NgTjfOQQ0+0vypbuAJ8/ gQ6A== X-Forwarded-Encrypted: i=2; AJvYcCWhTfPZL5pnwvGhThvDqLRpoMLbYBsiBwWgXRPzn1ZSy1wGRlnXAaxYyjRh0BzJP5OQ3wKQz/Xm7m2svOIE@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxVrEuPZOWThLz40PQjwpE+emJ/fLF+b8uhpeTWbDq5rZhJ00rK 1ER8DtQUr60anr7gDTRPSh4XJxBs6gez5QV9X12R8D38ztS76foaxYEXCTyCzQVn6g== X-Google-Smtp-Source: AGHT+IFH820TEWb/e8B279EvY20bYWXUMKxKNpUonkqTbSH9B1k5LdadT7F2kBW1QEp3f0bo16Jgng== X-Received: by 2002:a05:6402:4304:b0:5d3:d2d0:12c9 with SMTP id 4fb4d7f45d1cf-5d81e7507c9mr26588311a12.8.1735483835441; Sun, 29 Dec 2024 06:50:35 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:e9d:b0:5d3:ce70:f232 with SMTP id 4fb4d7f45d1cf-5d8a84f20ebls441628a12.2.-pod-prod-00-eu; Sun, 29 Dec 2024 06:50:33 -0800 (PST) X-Received: by 2002:a50:c88a:0:b0:5d8:8292:5674 with SMTP id 4fb4d7f45d1cf-5d8829256d9mr11676006a12.7.1735483833459; Sun, 29 Dec 2024 06:50:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483833; cv=none; d=google.com; s=arc-20240605; b=cSzWKro5fEpt0DZWIDHOV0LvDpibl3tXHeqMyAGoymcUuiAj5hCtLsMz+Ct+RtDr2L Fvn3oLrQrd9Qg5hL0+J7hgVGcI+ozxGyG0bpkSCMOfoiuFjMtmuQDQDbzFoE7A/j9o62 VUMdSOt64kwJLql5mUA0G0CkL029jibE70H/fRwN9mLztCU7v3DzxXLCDOolk2CD4ylY cbKFjO7SnFYQyhp9Dt7hrgqbkIJCZCv6ytbUHru7kCJIUrznngbr4kXrdzyQhve5n7Q3 1/p7A5K4qI5JvMlcuVI4B9q7xstjYxQodmSHoif82lmueOqAJnylbofsUogqEGOokxMh M8lA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=0D3K2ln9Lb+MNQxN4twGUjq+Zn0uEKE9IsRwsBI/jVw=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=YipFH0MtTE7xIUbCXnvIa6RyeQNVm9Epv1YMnydr1XQ7hksZPp0zmMdOvBQEHnA2dk 2n/ylPVXxfXPq54S4wrMjewDA7ovCoZY2u0E9qaK0YD50kj6wNX/RDUNSDFel39srbWH s7dP/Hh7h+Ui3ymFEdT3RMWM9YYtwDhN2PKEWSUWft/+zeop1UxLPaZihtSkbWfbZJgw C8eisqyu8D3ZKk/86pHZz7Wdpes1ZoxWf8QqRfWSMN08bs+w+s/FFKJOhylnG1qo2gfP b9QEuMbyDMHPC3UsYmDMTJ4s8KWODgzH3apa5Ukh2Rnf1q6lsFk+lYB4C7pNWRTLeUOt pPuA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="OBIFa/2O"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aabf71eb62asor747631466b.1.2024.12.29.06.50.33 for (Google Transport Security); Sun, 29 Dec 2024 06:50:33 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsm5W9ibBBCKIaVUQFidu/g2g5Mw7r0SSB5DllP5zBtUURpcdjYAoxIHfdLe1D C4F3VomQ1DTs4cgu3Goeo9NiYjkLHAyWkc9BZpQLEALFtibXXpzpABDaP/inqSkLWx5aLx1YfQI vNOlIJoFYUkTbuaZpRRMeWvY7nfv9vT8hg8nN0nEjjEpmLB2g+sBoEZEXjUg8NdSAHBDPzQfxpX V9r4DlQYggk/ppDrAMCZdhAaMxoTGFMyZMiBeqDwcHYLKmNdybOfNvHLoZegPjyLxKN3LxTbEOZ Vpx9qnAoqPzW18tJtJrGAg== X-Received: by 2002:a17:906:415a:b0:aaf:c0:be7e with SMTP id a640c23a62f3a-aaf00c0c9d4mr1166766266b.29.1735483833021; Sun, 29 Dec 2024 06:50:33 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:32 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 01/18] dt-bindings: clock: imx8mm: add VIDEO_PLL clocks Date: Sun, 29 Dec 2024 15:49:25 +0100 Message-ID: <20241229145027.3984542-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="OBIFa/2O"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MM_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MM_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mm-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 1f768b2eeb1a..102d8a6cdb55 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -16,7 +16,8 @@ #define IMX8MM_CLK_EXT4 7 #define IMX8MM_AUDIO_PLL1_REF_SEL 8 #define IMX8MM_AUDIO_PLL2_REF_SEL 9 -#define IMX8MM_VIDEO_PLL1_REF_SEL 10 +#define IMX8MM_VIDEO_PLL_REF_SEL 10 +#define IMX8MM_VIDEO_PLL1_REF_SEL IMX8MM_VIDEO_PLL_REF_SEL #define IMX8MM_DRAM_PLL_REF_SEL 11 #define IMX8MM_GPU_PLL_REF_SEL 12 #define IMX8MM_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MM_SYS_PLL3_REF_SEL 17 #define IMX8MM_AUDIO_PLL1 18 #define IMX8MM_AUDIO_PLL2 19 -#define IMX8MM_VIDEO_PLL1 20 +#define IMX8MM_VIDEO_PLL 20 +#define IMX8MM_VIDEO_PLL1 IMX8MM_VIDEO_PLL #define IMX8MM_DRAM_PLL 21 #define IMX8MM_GPU_PLL 22 #define IMX8MM_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MM_SYS_PLL3 27 #define IMX8MM_AUDIO_PLL1_BYPASS 28 #define IMX8MM_AUDIO_PLL2_BYPASS 29 -#define IMX8MM_VIDEO_PLL1_BYPASS 30 +#define IMX8MM_VIDEO_PLL_BYPASS 30 +#define IMX8MM_VIDEO_PLL1_BYPASS IMX8MM_VIDEO_PLL_BYPASS #define IMX8MM_DRAM_PLL_BYPASS 31 #define IMX8MM_GPU_PLL_BYPASS 32 #define IMX8MM_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MM_SYS_PLL3_BYPASS 37 #define IMX8MM_AUDIO_PLL1_OUT 38 #define IMX8MM_AUDIO_PLL2_OUT 39 -#define IMX8MM_VIDEO_PLL1_OUT 40 +#define IMX8MM_VIDEO_PLL_OUT 40 +#define IMX8MM_VIDEO_PLL1_OUT IMX8MM_VIDEO_PLL_OUT #define IMX8MM_DRAM_PLL_OUT 41 #define IMX8MM_GPU_PLL_OUT 42 #define IMX8MM_VPU_PLL_OUT 43 From patchwork Sun Dec 29 14:49:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3767 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 85F623F174 for ; Sun, 29 Dec 2024 15:50:37 +0100 (CET) Received: by mail-ej1-f71.google.com with SMTP id a640c23a62f3a-aa6845cf116sf136090166b.1 for ; Sun, 29 Dec 2024 06:50:37 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483837; cv=pass; d=google.com; s=arc-20240605; b=N0gXFa2Ig6db/4S+OyfUcGoSC59tQ9sDzHnNXsY9v7SgSXI8jT/BoUAI12sM3UvIAy qi516rWAaFUhAtvFJVszovUjg6ykWVsPwzRxghJS5eY62KN4Zt24T2ubPHnYJVh3TH6s ZfZJzeqJ5wVyVnL6LLqjWZVs3dCHwMQwoR6Dq9lHi4ZNPEDOGKQpZcuDa2QtpEfMaHwW HRI4EFCFEXaTynWO9EpMjyDTWBgZ85V72LcD98EU8JUWFh5zQiVy6c/DkHSWuGDSBSpr UiW3c1Z3VM17PPDtxRMHDRgLG9pIDgLPoa5T5UGcmxML9jGaxAXjfKbpkRFkDkHhq+4u 1tzQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=L+KwYRDxvgcRZvM8cC7yzPBgojEpmz/NTte/7S+bQrI=; fh=LHcXnz7UzvQrkMKyCn1LtxNeeK0C0zewUQQLlHUOLBc=; b=ALtMFpe//mwsrf8jDgKu9o+UShUkzDy/D0cuSvdLr4HHYwoZ85GeguJnHVqYQ5yFQ0 Xa+g+mg7bnhv8w1pb2dkp+sDE3998uNBBgsy10B7gPFA0sVCzD577JO3lj+FEiT4Z1uj DLQ+P0PxTdnqmdwG97StbOSZEkvwcdZbW/YRtL9AqKWuLJ/v5Tli3APZK9LRZMjNFHth pVasbrcuqLxuWlU9Ldhvpwg1nZWqTZp3Ghd7LNJJzzymdp6dzuFbecQIwSJVrb9UDen5 LtMX0Bq+JFCSTRVC/fFLRioMfUx7l9rcjddQE/EWbPmxmu/7no8PPeQ38gDPc6HXuKcE hhWg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=XXjQinko; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483837; x=1736088637; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=L+KwYRDxvgcRZvM8cC7yzPBgojEpmz/NTte/7S+bQrI=; b=BEu9H101vd6TagANxfEu4gyMQ22Ad2peanIwQiVqsHLIRZaIgAp1EYzcypSKVZmUnh 8I08mywaa2Gna5moJwQsLw9qOzh1cBDxeutXPYF/Sin28aYqD/3rZ1DVB8pyN7tYxM1J DSwS+GNbcw6A6JHi70sVw+S/xPVljlT6O2TSI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483837; x=1736088637; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=L+KwYRDxvgcRZvM8cC7yzPBgojEpmz/NTte/7S+bQrI=; b=v4QElyPCkV/a1kkGV55B7InZbOMhfASm5C3cxhKIEy9JRfFieH7LCho2eG2bR2fm18 /SUulqr/Z+WOp5xIjHiQaFv0CalRDuOWdxHwuLlW2cz+2jiusfrE58IvOPdKpRX337y7 VXWx7b8miEkl3Z+7bpOciD0AEBjgsUvYNeuXdMgg0/qXBEfiyCYanfJ8TTAGpHTOJYy1 +RRSngOl+W24fAQ0LeqMPANwaD5e3kXIxil7KVm+Jig9v7tjdktjx3V/+hnWJFEAWMJT ZVxaP0/3qelI6vRWXylKr8QCCepHpUyYyf8Jo3iYMcHC0TJye4fuNTvVe6nL3Xmu2hZB 42Uw== X-Forwarded-Encrypted: i=2; AJvYcCWeTs4MHFDnDdtqhP14iQ81osRgR6HSOgLg7j+m/WrEKzbLx9hcdwv+bO9oK101uI73YXv9VsVmDbTiKvYY@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YxaA74Os9kyY+nh3DsETY4CnDvl2FhQ+Hh4iVxJvuTaWJYq8O3n Z8PN7HI6aFv3WBrG0xlCq2psrrXAi4KTSEwY2dPvt/dChmCSo69sUmoB8eJm1YYr6tSYBM8D2A= = X-Google-Smtp-Source: AGHT+IETiVFU59OcnEajqPFz8fOhYVVUSPB1vYEcaFaMFsy/MEVT/GwmgosLmMfCWdqMsz8XHq1Dog== X-Received: by 2002:a17:907:d24:b0:aa4:cd1e:c91b with SMTP id a640c23a62f3a-aac08126d23mr3039035466b.7.1735483837176; Sun, 29 Dec 2024 06:50:37 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d6d4:0:b0:5d0:b1e8:b0c3 with SMTP id 4fb4d7f45d1cf-5d8c62e4a72ls335363a12.0.-pod-prod-00-eu; Sun, 29 Dec 2024 06:50:35 -0800 (PST) X-Received: by 2002:a17:907:86aa:b0:aae:f029:c2ec with SMTP id a640c23a62f3a-aaef029c69fmr1528728066b.12.1735483835271; Sun, 29 Dec 2024 06:50:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483835; cv=none; d=google.com; s=arc-20240605; b=F61qoFQYgtNM6Q3x9YpthymV1BIGUNOHrNQJZGP0dqCZWG1ARbZTVyNX30qWLt9JwA avUkROACaHNPoeg+tMJdOp7uQ1o3wSpLyO9O3VaUakJCtPiKPAZ6UerJ5ghFA/ecLkzY Sq31I4m3JkxJo9azPVwU/XkmTdfB+TXBV1qCI3EBuzx8YEc7TQrkYeTW812HfVHCGsAZ quFe+VUruj4UrBX/HZ/Vo8mnPh6nhAwIKFZhhwHXbbPVWph3TmQuVTm28fumbQwUF6U0 YPFnEnAhghpk3YMLAmiTc6oYsgZn7SAcMia79tUtxLXfP16EBy8OUxP4NIg1EC5f/3/J j1lg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=kXAgzqp6YN1DpD4nDAOaVXpHZiShYKGqmKOr0HW9Cag=; fh=qtyXckgbBbLtvZf5GbbGzM1eq+vR1FBslTS8HapIlOs=; b=NKanypwEwrDA3cdGalPCI81II2rp0nf0ZD5QD7KLIo0p9B+J1Rt2GyWaKJuXaCb3rW 4FCjuql7ACwr7TSaOs6h/ecaazBEay27UfCFJbGJg3IOBwn8316L9w91Eclri7EZhJBb 1bmKONjAOLiCxIVfrbzPEtsRg9tocCEEfrZyILfm+e0335htoueclNzlleJTT+wKPf8D aBWKG3vXXyUSOAy5Aqvzig7XUGp6PO1kBvw6DfG+HDnPahbVHwUEFn9t4PD+8u4pMyNn HTJ+8/9hCuMQVl9XYVN5wSl/wDY0tGDy4Ufkgcqyq0spPyZpbSWA/6ZSENwxqknJrhp1 rkYA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=XXjQinko; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef25c77sor669894866b.6.2024.12.29.06.50.35 for (Google Transport Security); Sun, 29 Dec 2024 06:50:35 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvUV+LaQOG0d7JcsRfcG+9lp8oNW+zlquSEmL1wX0joTTweiC4yPfYzufGQ1uO 4Qd7ED9/w/cl7fD4CGcr3uj3mWJDFRuxTf5AAHy8UPtoDdSQXCkTSa6Ozp21lB+m7vnc5E1zCyq H5BSLvP8IkkUBD/K1/mHlilhBMAuUUsKvOlZ6wyIaXCuaiGZ1fnGcZEednUitVAZ+SD1hkVf4vS kzwCJIOTDs9DXOAe6IsXn34EqwhFIcykyEjvhiFc/2wyr80f1oGlrh39g/We/9+qrSdoi3mXbrM 3OdFI7LPBKOJyRB1zNnSFw== X-Received: by 2002:a17:906:478b:b0:aa6:950c:ae1a with SMTP id a640c23a62f3a-aac349cbbb7mr2867398166b.30.1735483834681; Sun, 29 Dec 2024 06:50:34 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:34 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 02/18] clk: imx8mm: rename video_pll1 to video_pll Date: Sun, 29 Dec 2024 15:49:26 +0100 Message-ID: <20241229145027.3984542-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=XXjQinko; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. (no changes since v7) Changes in v7: - Add 'Reviewed-by' tag of Peng Fan Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mm.c | 102 +++++++++++++++++------------------ 1 file changed, 51 insertions(+), 51 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mm.c b/drivers/clk/imx/clk-imx8mm.c index 342049b847b9..8a1fc7e17ba2 100644 --- a/drivers/clk/imx/clk-imx8mm.c +++ b/drivers/clk/imx/clk-imx8mm.c @@ -28,7 +28,7 @@ static u32 share_count_nand; static const char *pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char *audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char *audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char *video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char *video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char *dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char *gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char *vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -42,22 +42,22 @@ static const char *imx8mm_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m static const char * const imx8mm_a53_core_sels[] = {"arm_a53_div", "arm_pll_out", }; static const char *imx8mm_m4_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "sys_pll1_266m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_vpu_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "vpu_pll_out", }; static const char *imx8mm_gpu3d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_1000m", "audio_pll1_out", "video_pll1_out", "sys_pll1_100m",}; + "sys_pll2_1000m", "audio_pll1_out", "video_pll_out", "sys_pll1_100m",}; static const char *imx8mm_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", - "sys_pll2_200m", "audio_pll1_out", "video_pll1_out", "sys_pll3_out", }; + "sys_pll2_200m", "audio_pll1_out", "video_pll_out", "sys_pll3_out", }; static const char *imx8mm_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", "sys_pll2_250m", "audio_pll1_out", }; @@ -72,28 +72,28 @@ static const char *imx8mm_disp_apb_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pl "sys_pll1_40m", "audio_pll2_out", "clk_ext1", "clk_ext3", }; static const char *imx8mm_disp_rtrm_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "clk_ext2", "clk_ext3", }; + "audio_pll1_out", "video_pll_out", "clk_ext2", "clk_ext3", }; static const char *imx8mm_usb_bus_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", "clk_ext4", "audio_pll2_out", }; static const char *imx8mm_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", - "audio_pll1_out", "video_pll1_out", "audio_pll2_out", }; + "audio_pll1_out", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_noc_apb_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll2_200m", - "sys_pll1_800m", "audio_pll1_out", "video_pll1_out", }; + "sys_pll1_800m", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", - "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll1_out", }; + "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", }; static const char *imx8mm_dram_alt_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll1_100m", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll1_out", "sys_pll1_266m", }; @@ -108,10 +108,10 @@ static const char *imx8mm_vpu_g2_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll1_8 "sys_pll1_100m", "sys_pll2_125m", "sys_pll3_out", "audio_pll1_out", }; static const char *imx8mm_disp_dtrc_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_disp_dc8000_sels[] = {"osc_24m", "dummy", "sys_pll1_800m", "sys_pll2_1000m", - "sys_pll1_160m", "video_pll1_out", "sys_pll3_out", "audio_pll2_out", }; + "sys_pll1_160m", "video_pll_out", "sys_pll3_out", "audio_pll2_out", }; static const char *imx8mm_pcie1_ctrl_sels[] = {"osc_24m", "sys_pll2_250m", "sys_pll2_200m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll2_333m", "sys_pll3_out", }; @@ -122,47 +122,47 @@ static const char *imx8mm_pcie1_phy_sels[] = {"osc_24m", "sys_pll2_100m", "sys_p static const char *imx8mm_pcie1_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_50m", "sys_pll3_out", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_160m", "sys_pll1_200m", }; -static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_dc_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", "audio_pll1_out", +static const char *imx8mm_lcdif_pixel_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; -static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai4_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; -static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; -static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; -static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char *imx8mm_spdif2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char *imx8mm_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", - "sys_pll1_160m", "audio_pll1_out", "video_pll1_out", "clk_ext4", }; + "sys_pll1_160m", "audio_pll1_out", "video_pll_out", "clk_ext4", }; static const char *imx8mm_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4", "video_pll1_out", }; + "clk_ext3", "clk_ext4", "video_pll_out", }; static const char *imx8mm_enet_phy_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", - "sys_pll2_500m", "video_pll1_out", "audio_pll2_out", }; + "sys_pll2_500m", "video_pll_out", "audio_pll2_out", }; static const char *imx8mm_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", - "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll1_out", }; + "audio_pll2_out", "sys_pll3_out", "sys_pll2_250m", "video_pll_out", }; static const char *imx8mm_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", "sys_pll3_out", "sys_pll1_100m", }; @@ -174,16 +174,16 @@ static const char *imx8mm_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1 "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", "sys_pll1_133m", }; + "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char *imx8mm_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", "sys_pll2_100m", "sys_pll3_out", "clk_ext2", "clk_ext4", "audio_pll2_out", }; @@ -213,19 +213,19 @@ static const char *imx8mm_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1 "sys_pll1_800m", "sys_pll3_out", "sys_pll2_250m", "audio_pll2_out", }; static const char *imx8mm_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext1", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", - "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll1_out", }; + "sys_pll3_out", "clk_ext2", "sys_pll1_80m", "video_pll_out", }; static const char *imx8mm_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", "sys_pll1_40m", - "video_pll1_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; + "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char *imx8mm_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", "vpu_pll_out", "sys_pll2_125m", "sys_pll3_out", "sys_pll1_80m", "sys_pll2_166m", }; @@ -234,31 +234,31 @@ static const char *imx8mm_wrclk_sels[] = {"osc_24m", "sys_pll1_40m", "vpu_pll_ou "sys_pll1_266m", "sys_pll2_500m", "sys_pll1_100m", }; static const char *imx8mm_dsi_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_phy_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_dsi_dbi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", "audio_pll2_out", "sys_pll1_100m", }; static const char *imx8mm_csi1_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi1_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; static const char *imx8mm_csi2_core_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", - "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_phy_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", - "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll1_out", }; + "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", "video_pll_out", }; static const char *imx8mm_csi2_esc_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext3", "audio_pll2_out", }; @@ -286,9 +286,9 @@ static const char *imx8mm_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", } static const char *imx8mm_clko1_sels[] = {"osc_24m", "sys_pll1_800m", "dummy", "sys_pll1_200m", "audio_pll2_out", "sys_pll2_500m", "vpu_pll", "sys_pll1_80m", }; static const char *imx8mm_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll2_166m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", "osc_32k", }; + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -327,7 +327,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MM_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MM_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MM_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -336,7 +336,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) hws[IMX8MM_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); hws[IMX8MM_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MM_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", base + 0x28, &imx_1443x_pll); + hws[IMX8MM_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); hws[IMX8MM_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); hws[IMX8MM_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); hws[IMX8MM_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", base + 0x74, &imx_1416x_pll); @@ -348,7 +348,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL bypass out */ hws[IMX8MM_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MM_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MM_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MM_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -358,7 +358,7 @@ static int imx8mm_clocks_probe(struct platform_device *pdev) /* PLL out gate */ hws[IMX8MM_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); hws[IMX8MM_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MM_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", base + 0x28, 13); + hws[IMX8MM_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); hws[IMX8MM_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); hws[IMX8MM_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); hws[IMX8MM_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", base + 0x74, 11); From patchwork Sun Dec 29 14:49:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3768 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com [209.85.218.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 4DDF73F174 for ; Sun, 29 Dec 2024 15:50:39 +0100 (CET) Received: by mail-ej1-f72.google.com with SMTP id a640c23a62f3a-aa6a7bea04csf244780266b.3 for ; Sun, 29 Dec 2024 06:50:39 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483839; cv=pass; d=google.com; s=arc-20240605; b=S0RsoT8PzAON88OAnbS5udhnKAVRLObm7aN9R3kM9LdibnT4d/bArLCCjXdNsJDsej d7HOoC2Lj8DK8AvkdwLQr0JuHyLwedV5UNZG4whq+GdG7zd2jnBDOAOjDryz1AebQ4rn 9igUY1UWWiaPaMLv608kIYT0d03O/ynJCP0gHoDQ7CFMW7t7Tn6ZF3jn1n1aH/+uayNK qM2Rm20BvvSa2PXvvARNh6Jp+9y/5hbQMeCVwszCDbKTT2TiwKW9j+ltEseYcBUXHoKk 92luos7Q+fRqU77CqSRg0MEiEI3SAyBo6n4l437CRCZSVCforrFjbqz0IXzyjUmDjQ4M HL8w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Hc/edmENs7cNpUyocf5Uk/+AzgikSUC4xu+qcbxqACc=; fh=z44WZaD6q+lzw2WFqlhJ8HBuDAC5Sc33hC/gZfSck5w=; b=Ajokr+vVecP1xafaq/PxTA6IqVf3fANvAJw0V/z0EYgkwu/vk4raQekQ3x/BOrU++P byMc9DwFmsW/DK3SrG21x8gsOlf33iiso+woCvJ2h/cy+d0S0dLcVpS5gRETtoxZmSUG Ul0bxE0ocm3lrzRVzCggg82rLrQALdvpIqKrueNKLSvRRIE0Es6ih7mDi01gQcw1CMsF MgadLqr13jtpUU19j76TPrGZCSxoJnMjAMxXVUjEKtOfdFCOVr1wffTJjv5aU+ZsvPyt hYRkrdDECRp9/CYBJcy7oDYUiEXsFihxw5nA8oV9FO4NgXI18FOGJ09dfR3vueHjqnJp wS4A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EZgVzf3N; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483839; x=1736088639; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Hc/edmENs7cNpUyocf5Uk/+AzgikSUC4xu+qcbxqACc=; b=FOGoYLQ9DUPaCPmePMN6Hqn6WVAijXv08xF4wSdafbfwI8WXv9jL/7xO/t8dY+YAdy Sy2ts8/HKVpWgE+kT3MfDJnhunJRN5yL+hzmxFDJSzaZOhHTjHp1UFzg3PxSGQBP6Pdy t2FLBkiFWnq250qahE/1Oy6hchWWnLuTiSgbo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483839; x=1736088639; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Hc/edmENs7cNpUyocf5Uk/+AzgikSUC4xu+qcbxqACc=; b=H6IkHY1ES+VY1JPqCq7yoMP3bW46Te1tSmstij6MST7VlNL+tPGaEJVJWP7YlJMXwl OnzS//Hujv1LOHeLEq+SXr6H2f5EZOkCCv46p4KZIuJeZlbB84yOf0jt6jfc96F3y72V Y3FB84MtytWx0s14qsYvulTu4nxxGtmpoTLE28BM48a2ztS+7cnIzwMxD6l7qcskyZ8y FePzUMHLGrtaqZx4oBfL7XoNC/+xnS6j8a/b0DVrNSe7ENnr1bO/YvAAeQvm91w/UHdc 2ZmlwADUj+SOABrYwEzB5hPUlvESMVE62tIGQhfSfyWmcJLhbhFlnEbTK2CJAFgeaoFN ekUQ== X-Forwarded-Encrypted: i=2; AJvYcCUvxeQdpRlMjY8xSpPksXvWPLKUlQ0DX/lhtlENxZ4d/Y6sEwMuCz5zz5q/jtVL29iz79IyF8Vw+JhqlIuY@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzFCWhda+rF0i1wn6wHne83GEs9dM5ieD/sO0XEsKSRIR3y+LJc T4xNaWil/bPB5DAYMHkPaETk0eoAG1ujlRMhA0cwAt9NABXxNI16+R2rov9ihpq0Ng== X-Google-Smtp-Source: AGHT+IHwOoRHBpZmtgNR48niI38sic9vTHAi/IujeD2EcnQuqR/shZVC9G9Tb38OsajpYzpUtTlqvw== X-Received: by 2002:a17:907:3d9f:b0:aa6:7df0:b179 with SMTP id a640c23a62f3a-aac334422cfmr2533618066b.22.1735483838697; Sun, 29 Dec 2024 06:50:38 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:a45a:0:b0:5d3:bf89:291f with SMTP id 4fb4d7f45d1cf-5d8b136ea56ls140948a12.0.-pod-prod-07-eu; Sun, 29 Dec 2024 06:50:37 -0800 (PST) X-Received: by 2002:a17:907:3e8d:b0:aa6:912f:7ec1 with SMTP id a640c23a62f3a-aac3444ec54mr2792556866b.39.1735483836947; Sun, 29 Dec 2024 06:50:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483836; cv=none; d=google.com; s=arc-20240605; b=QxXh/1wt/4KQ5gFBG+e1IuxMh4/8SBxMamz+iB8wd8t8JbUZ71uBOQcEkRdM0EaSej WHb4BhEx8/4wCf9MEBCnC31nh8F8o57i6vbr/SZTImJmFnufcfR9yQpwF3sTffcJDNfi j4aUIaxPmlODORKCe+Za/0CRYlOKzbbdyTuyrr4Hu2jnO1ehxdQeKGpCZAnanGSHq8hA e805hl4dl0SsNdeS9vSMQi1OQDDKf9NY92azXhGZPUT2AYsAzeoi3D/YoJb7J6weY2wL AEyH5rszTCX8DgcyvNW9YZE8RScLXtpcEk8LI+GkKCxzO/9t7EhmWvKIVcf3Uaxz+4df GsLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=H8QEQVTbZ7yyZKwC4n27unb2dWmwJwwq5cZf9S+hBYZBr+Eh2TBtVrF5VQnKPl9efc XZI/AUS2hbjWyj5MH8EqEoQHPhxqHpGmjvwLetbqpyueo8Y6y/sLkUtRelMZzIWv/9l5 P5GXAptfvyJPKkHfQXHvLC/ZWxl7yS+HJz/x6g2hrJ35hjfcxbCAhqqfbnKVXOKZEE2K wKWF5dHixicxnq5NA2S1y/7J7epMtGKZ2NfwzgcCkxZSO/2OeqKrAGLxWmL3y5+gRpen tZnBOBk90vNaAIiepechX0eGGYUdYHM4P/uuz1LSjf0JYN5pjUHr5Sy3qQY7P/CrgqhM Hdtg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EZgVzf3N; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef2ce4asor500340966b.13.2024.12.29.06.50.36 for (Google Transport Security); Sun, 29 Dec 2024 06:50:36 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsFFg/+a6L8JK+VTsLG1r+9Rv3xQP6zgGKAKzz6FAYO11P/d/zDoEsygpSkKx0 OImNKJlEGvDC31MhHs0qgkxSDgSb1vH9HQs1IJe8Pgx22BJLkX8Bnz/ClywNx709pN6+gGBDMSE lEYs1jbbLWauVaKW0MTZM54tSWZDU1vVizDL2IbOJ4LQ8UEk0fjRIs3RFqq8iJYGCTTVtTLbhwb H8A8s4PbFuGbAlXiiWUMSxgOFPpCe1jntPQr6RFS8+WyKlz3BtVtLXhodQiWwYAuloVtrK01ge3 jHZg9h8eugtNvtnk/qx1wQ== X-Received: by 2002:a17:907:3f89:b0:aa6:9624:78fd with SMTP id a640c23a62f3a-aac3444eb22mr3253470566b.48.1735483836473; Sun, 29 Dec 2024 06:50:36 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:36 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 03/18] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Sun, 29 Dec 2024 15:49:27 +0100 Message-ID: <20241229145027.3984542-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=EZgVzf3N; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 From patchwork Sun Dec 29 14:49:28 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3769 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D7CE53F174 for ; Sun, 29 Dec 2024 15:50:40 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d43ec75bc4sf7501357a12.2 for ; Sun, 29 Dec 2024 06:50:40 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483840; cv=pass; d=google.com; s=arc-20240605; b=cYDA8s4ELpvGE9oHtZK+OFAyJ9Jf+8biclJq+5PSGuptbTW5+e3JKMpOq7Tb+dm9z0 eL4mrD0frzeaLViTi/QTasxwQExZkk+E42W/sPioGhdnUhOHtq9KEwyx8H1swX5tdmrh jjC5M2sbdHR05VvJkINRdqwhf6OqgLKimtRImtdfOuuKY7oC61nLV5UM4LEXrstAUoA5 pyEeQMmFlO0+w4Bibu0m0uuTQ+ASVr6Ngo3+0W+qBFEulTBJyiAWuFqPokvXB0NAc87o 2EZJWCECpbPnQ6N5oI04unkaHdOwRLxNMBWxM0wMdbfDi+Tkh0/m+P/Ba+OuCZjM6Pqd fDOQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=i3l+QUUZSLV9zOuF4IhCP9v8gZS4stP8DSLwZjU5KyU=; fh=hh2J6fEG+hRckP/sJkfXBzpzR7YgdTnfAr5lWBfm854=; b=AzRboXEjv6PFWWLsgjJ7ZzUP+XdUdlV0dP3argQRZST0ZYy7njSDVvD1Da/XfTvqMw YVkiAd3vple4nUa2K6A2c0S5YILkJuxZxraGms9e7KrBVyhBjTTiLD9/51jEJRl/I0dt EGR3qxrmSRzrcdDYypFbdTYYKi+v8Z3jPT5QephuCxyAKGSmR+8cFIstgFuZB0dY1FYg vvi0lzU0/5xw8vmMWr9xyrKOntbSS2FlYltCvkzZhHMdXuJHTMOKIbMNzXKQEkeQyUV9 SpN5QuVXcHL9yfAVVGLlgFLLzj9iC0peET/qtR3K0gak/AZLTc6tTcmHopMZnHxQBZzq wz4w==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UdDufvsL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483840; x=1736088640; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=i3l+QUUZSLV9zOuF4IhCP9v8gZS4stP8DSLwZjU5KyU=; b=KmjoZy5n/nO7Wyl1VRqxkGExOcz63euaWvXHGaX8xQVd8+0m7Ws37udYXtIbeQUhD2 V4gfbJS5mfWEgzZl5tyyY5Ojs/bfUbgdEZHbXRt4lIt36pOil2oLLebuZ8l3ALalmDUB CNxe+D06OZI3fIu3muzPdlVYaDNFuYJPcBc0s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483840; x=1736088640; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=i3l+QUUZSLV9zOuF4IhCP9v8gZS4stP8DSLwZjU5KyU=; b=t5SgDttwuav0pIoyRVkDalq7Va1wZMIXm/roC9u5vLykdljRKxlVGEUFpsV3gXJEE6 ONhd+Tpmol0erADBeRrHWKS3Lz41dP0oQ1BB5U7cCy0X5TGd1BhcG3/xY6GJ6aMEOqbb tFKfPVqUSzG6zEpHhokVrF7npk8R6zcweCE+RXZ5qqHq1wb9kDg/dDH9qFcgsst/OfNl mGU8BijTMv06p9nXv6WjRhrBo1/rJFUv2rGOxJej2q+W0u5qCJ9L0H/FHOqznKkjRk2t KYSPFQTPuDgCCHEBwVRoVPIErYM2OzjFvcsL5ZVzORdpYe+FO7ngtfz5ibN/PGfXyfYB NUuA== X-Forwarded-Encrypted: i=2; AJvYcCWW4+LID2IGLir7WbeeqmeabgwpMW1hu2AFV0C2j52KgBlDNfbR7Ka6U4Xre/+zirNSDWh5XahFjtV2cPw7@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyZAEhPIGeAI0BsHR8CZxc5ZhMBpOkMHMr502dqX4lAGDSTse0V ezezRb7GtQBAy+FfMjDJH31VBKvao+X+IzrzDvHgSx57616BsAD8ddiCRNIP0+Q8lQ== X-Google-Smtp-Source: AGHT+IHE1+7KN2oi8mgGXF19WVPRcAAy7DbHMloBaYggBK7mJJgPTXBs65arTFwkDyz+gSjQ9d/1Tw== X-Received: by 2002:a05:6402:2b97:b0:5d0:a80d:bce9 with SMTP id 4fb4d7f45d1cf-5d81ddec79bmr29323813a12.20.1735483840520; Sun, 29 Dec 2024 06:50:40 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:c18a:0:b0:5d3:ce70:f22f with SMTP id 4fb4d7f45d1cf-5d8b136e970ls135372a12.2.-pod-prod-07-eu; Sun, 29 Dec 2024 06:50:39 -0800 (PST) X-Received: by 2002:a17:907:3e8d:b0:aa6:912f:7ec1 with SMTP id a640c23a62f3a-aac3444ec54mr2792564066b.39.1735483838608; Sun, 29 Dec 2024 06:50:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483838; cv=none; d=google.com; s=arc-20240605; b=D2xv1+WITi7k+eJqw+SDM0YPJjGzNH7PQDtkN7VE0W0scdX0xj+SOWeJC36Dm//Kro EtTmPuy5UxmPD+wrtDeYG5B+2MWe2NzTQjDutHFRz5Z7hFWxz9L94xdSBcu3Bpwu2TLf hElkvISOZp4VuelrqstROXH3qHPoUkbm/lgwrVsvbFrKCe46u5IYyUWWSeVLbHguPxMe 58ELBhtrLp8E+74t106Y5Zorn0lmMZU6SdIFw50rOUIKlh50XFT7UUEzhijhrNpcdQ5K oPJoDLz+xA/SVb4XiSmoGup9BTg0Fiozcangc4n9xcUK1GF5gUWKZiGMsxghnyetTkq5 byrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=yMzd3DeVbU8dPsBbG7RBr+wvV0wa6aisDkctbx2isA0=; fh=qtyXckgbBbLtvZf5GbbGzM1eq+vR1FBslTS8HapIlOs=; b=Fl+d9MeYT6zxXWM/dcQ3nMnDnwooUYuRIaL0tHCKTSJju54+58LNHi8/SY2lPIo3Lr 4K/yfte43aiBFXILKwnsgZHhxt1IrugGBlgqDtwE38kZbBly/xYYG6v+lp0NIl9e/yaD UlSUDXPhcNlVtGe7opN0JnJZ1dc49BQlYvn5VJ6hR0Bom4bSAYZVetKo42g5swBjb1Da rrX2ayDVKbMoojpRmykrdOpCK1k+P0QgDBP18UfbVbiEeE9SLCprMaQbbZt8BdfFg4iu 4T+6WMTP5Xj3Lmlbed7zyTo9V+z0C5Dk07dgo8Z9k3+n7nhP92bIrgS0UrgZWGXOl4o3 Tcng==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UdDufvsL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e841771sor607306366b.7.2024.12.29.06.50.38 for (Google Transport Security); Sun, 29 Dec 2024 06:50:38 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsd+FEQ0HRLML5RLmf5xqjmK1ZFPdF9s1jxu5bO2QNxYgviKviX8tpUMSPdx5c Cz4gwCzMRAePgrEQg8TcWr8Q1RbnQssdwgZpWePHDZR++F2C+isEiWv4uAFwdR868Xco1KjqwaL hg0qYKWuVlMYz1PYmyBsligF5aVnjwzB1DZ7pzo0kUxbB4PtvME3maj0Ii1rkTzksl5vM+C4nwa v7GE/euB0dQJWUu/WpLc639beYXOP5H6sUGtQ697uRvMJtl0uEl3MTGie477FWdsmE/2IVHkse2 nwaQPUakfc7SqGz+J1I6dA== X-Received: by 2002:a17:907:9805:b0:aaf:117f:1918 with SMTP id a640c23a62f3a-aaf117f1d51mr1305159066b.5.1735483838086; Sun, 29 Dec 2024 06:50:38 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:37 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 04/18] clk: imx8mp: rename video_pll1 to video_pll Date: Sun, 29 Dec 2024 15:49:28 +0100 Message-ID: <20241229145027.3984542-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=UdDufvsL; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's rename "video_pll1" to "video_pll" to be consistent with the RM and avoid misunderstandings. No functional changes intended. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- The patch, which simply replaces video_pll1 with video_pll, highlights many warnings raised by checkpatch.pl. These are not generated by the changes made but are inherited from how the module was originally written. Fixing them would have meant "obscuring" the actual changes introduced. (no changes since v7) Changes in v7: - Add 'Reviewed-by' tag of Peng Fan Changes in v5: - Split the patch dropping the dt-bindings changes. Changes in v4: - New drivers/clk/imx/clk-imx8mp.c | 118 +++++++++++++++++------------------ 1 file changed, 59 insertions(+), 59 deletions(-) diff --git a/drivers/clk/imx/clk-imx8mp.c b/drivers/clk/imx/clk-imx8mp.c index 516dbd170c8a..e96460534e7d 100644 --- a/drivers/clk/imx/clk-imx8mp.c +++ b/drivers/clk/imx/clk-imx8mp.c @@ -23,7 +23,7 @@ static u32 share_count_audio; static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll1_bypass_sels[] = {"video_pll1", "video_pll1_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; static const char * const vpu_pll_bypass_sels[] = {"vpu_pll", "vpu_pll_ref_sel", }; @@ -40,27 +40,27 @@ static const char * const imx8mp_a53_core_sels[] = {"arm_a53_div", "arm_pll_out" static const char * const imx8mp_m7_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll2_250m", "vpu_pll_out", "sys_pll1_800m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_ml_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_core_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu3d_shader_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu2d_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_audio_axi_sels[] = {"osc_24m", "gpu_pll_out", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_hsio_axi_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_100m", "sys_pll2_200m", "clk_ext2", @@ -72,11 +72,11 @@ static const char * const imx8mp_media_isp_sels[] = {"osc_24m", "sys_pll2_1000m" static const char * const imx8mp_main_axi_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "sys_pll1_100m",}; + "video_pll_out", "sys_pll1_100m",}; static const char * const imx8mp_enet_axi_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_250m", "sys_pll2_200m", "audio_pll1_out", - "video_pll1_out", "sys_pll3_out", }; + "video_pll_out", "sys_pll3_out", }; static const char * const imx8mp_nand_usdhc_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll1_800m", "sys_pll2_200m", "sys_pll1_133m", "sys_pll3_out", @@ -96,35 +96,35 @@ static const char * const imx8mp_media_apb_sels[] = {"osc_24m", "sys_pll2_125m", static const char * const imx8mp_gpu_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_gpu_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_noc_io_sels[] = {"osc_24m", "sys_pll1_800m", "sys_pll3_out", "sys_pll2_1000m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_axi_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ml_ahb_sels[] = {"osc_24m", "sys_pll1_800m", "gpu_pll_out", "sys_pll3_out", "sys_pll2_1000m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_ahb_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_800m", "sys_pll1_400m", "sys_pll2_125m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_audio_ahb_sels[] = {"osc_24m", "sys_pll2_500m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll2_166m", "sys_pll3_out", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_mipi_dsi_esc_rx_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", @@ -159,56 +159,56 @@ static const char * const imx8mp_pcie_aux_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_160m", "sys_pll1_200m", }; static const char * const imx8mp_i2c5_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c6_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_sai1_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext1", "clk_ext2", }; static const char * const imx8mp_sai2_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai3_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_sai5_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext2", "clk_ext3", }; static const char * const imx8mp_sai6_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_enet_qos_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_qos_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_ref_sels[] = {"osc_24m", "sys_pll2_125m", "sys_pll2_50m", "sys_pll2_100m", "sys_pll1_160m", "audio_pll1_out", - "video_pll1_out", "clk_ext4", }; + "video_pll_out", "clk_ext4", }; static const char * const imx8mp_enet_timer_sels[] = {"osc_24m", "sys_pll2_100m", "audio_pll1_out", "clk_ext1", "clk_ext2", "clk_ext3", - "clk_ext4", "video_pll1_out", }; + "clk_ext4", "video_pll_out", }; static const char * const imx8mp_enet_phy_ref_sels[] = {"osc_24m", "sys_pll2_50m", "sys_pll2_125m", "sys_pll2_200m", "sys_pll2_500m", "audio_pll1_out", - "video_pll1_out", "audio_pll2_out", }; + "video_pll_out", "audio_pll2_out", }; static const char * const imx8mp_nand_sels[] = {"osc_24m", "sys_pll2_500m", "audio_pll1_out", "sys_pll1_400m", "audio_pll2_out", "sys_pll3_out", - "sys_pll2_250m", "video_pll1_out", }; + "sys_pll2_250m", "video_pll_out", }; static const char * const imx8mp_qspi_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll2_333m", "sys_pll2_500m", "audio_pll2_out", "sys_pll1_266m", @@ -223,19 +223,19 @@ static const char * const imx8mp_usdhc2_sels[] = {"osc_24m", "sys_pll1_400m", "s "audio_pll2_out", "sys_pll1_100m", }; static const char * const imx8mp_i2c1_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c2_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c3_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_i2c4_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_uart1_sels[] = {"osc_24m", "sys_pll1_80m", "sys_pll2_200m", @@ -276,42 +276,42 @@ static const char * const imx8mp_ecspi2_sels[] = {"osc_24m", "sys_pll2_200m", "s static const char * const imx8mp_pwm1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext1", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_pwm4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_160m", "sys_pll1_40m", "sys_pll3_out", "clk_ext2", - "sys_pll1_80m", "video_pll1_out", }; + "sys_pll1_80m", "video_pll_out", }; static const char * const imx8mp_gpt1_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt2_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt3_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_gpt4_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext1" }; static const char * const imx8mp_gpt5_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext2" }; static const char * const imx8mp_gpt6_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_400m", - "sys_pll1_40m", "video_pll1_out", "sys_pll1_80m", + "sys_pll1_40m", "video_pll_out", "sys_pll1_80m", "audio_pll1_out", "clk_ext3" }; static const char * const imx8mp_wdog_sels[] = {"osc_24m", "sys_pll1_133m", "sys_pll1_160m", @@ -328,19 +328,19 @@ static const char * const imx8mp_ipp_do_clko1_sels[] = {"osc_24m", "sys_pll1_800 static const char * const imx8mp_ipp_do_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sys_pll1_400m", "sys_pll1_166m", "sys_pll3_out", "audio_pll1_out", - "video_pll1_out", "osc_32k" }; + "video_pll_out", "osc_32k" }; static const char * const imx8mp_hdmi_fdcc_tst_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", - "audio_pll2_out", "video_pll1_out", }; + "audio_pll2_out", "video_pll_out", }; static const char * const imx8mp_hdmi_24m_sels[] = {"osc_24m", "sys_pll1_160m", "sys_pll2_50m", - "sys_pll3_out", "audio_pll1_out", "video_pll1_out", + "sys_pll3_out", "audio_pll1_out", "video_pll_out", "audio_pll2_out", "sys_pll1_133m", }; static const char * const imx8mp_hdmi_ref_266m_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll3_out", "sys_pll2_333m", "sys_pll1_266m", "sys_pll2_200m", - "audio_pll1_out", "video_pll1_out", }; + "audio_pll1_out", "video_pll_out", }; static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "sys_pll1_800m", "sys_pll2_500m", "sys_pll3_out", "sys_pll1_266m", @@ -349,26 +349,26 @@ static const char * const imx8mp_usdhc3_sels[] = {"osc_24m", "sys_pll1_400m", "s static const char * const imx8mp_media_cam1_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_mipi_phy1_ref_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; -static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll1_out", "audio_pll2_out", +static const char * const imx8mp_media_disp_pix_sels[] = {"osc_24m", "video_pll_out", "audio_pll2_out", "audio_pll1_out", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "clk_ext4", }; static const char * const imx8mp_media_cam2_pix_sels[] = {"osc_24m", "sys_pll1_266m", "sys_pll2_250m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_media_ldb_sels[] = {"osc_24m", "sys_pll2_333m", "sys_pll2_100m", "sys_pll1_800m", "sys_pll2_1000m", "clk_ext2", "audio_pll2_out", - "video_pll1_out", }; + "video_pll_out", }; static const char * const imx8mp_memrepair_sels[] = {"osc_24m", "sys_pll2_100m", "sys_pll1_80m", "sys_pll1_800m", "sys_pll2_1000m", "sys_pll3_out", @@ -392,12 +392,12 @@ static const char * const imx8mp_vpu_vc8000e_sels[] = {"osc_24m", "vpu_pll_out", "sys_pll3_out", "audio_pll1_out", }; static const char * const imx8mp_sai7_sels[] = {"osc_24m", "audio_pll1_out", "audio_pll2_out", - "video_pll1_out", "sys_pll1_133m", "osc_hdmi", + "video_pll_out", "sys_pll1_133m", "osc_hdmi", "clk_ext3", "clk_ext4", }; static const char * const imx8mp_dram_core_sels[] = {"dram_pll_out", "dram_alt_root", }; -static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll1_out", +static const char * const imx8mp_clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", "dummy", "dummy", "gpu_pll_out", "vpu_pll_out", "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; @@ -440,7 +440,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", anatop_base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", anatop_base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MP_VIDEO_PLL1_REF_SEL] = imx_clk_hw_mux("video_pll1_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MP_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", anatop_base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", anatop_base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", anatop_base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); hws[IMX8MP_VPU_PLL_REF_SEL] = imx_clk_hw_mux("vpu_pll_ref_sel", anatop_base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); @@ -451,7 +451,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", anatop_base, &imx_1443x_pll); hws[IMX8MP_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", anatop_base + 0x14, &imx_1443x_pll); - hws[IMX8MP_VIDEO_PLL1] = imx_clk_hw_pll14xx("video_pll1", "video_pll1_ref_sel", anatop_base + 0x28, &imx_1443x_pll); + hws[IMX8MP_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", anatop_base + 0x28, &imx_1443x_pll); hws[IMX8MP_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", anatop_base + 0x50, &imx_1443x_dram_pll); hws[IMX8MP_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", anatop_base + 0x64, &imx_1416x_pll); hws[IMX8MP_VPU_PLL] = imx_clk_hw_pll14xx("vpu_pll", "vpu_pll_ref_sel", anatop_base + 0x74, &imx_1416x_pll); @@ -462,7 +462,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", anatop_base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", anatop_base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MP_VIDEO_PLL1_BYPASS] = imx_clk_hw_mux_flags("video_pll1_bypass", anatop_base + 0x28, 16, 1, video_pll1_bypass_sels, ARRAY_SIZE(video_pll1_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MP_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", anatop_base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", anatop_base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", anatop_base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); hws[IMX8MP_VPU_PLL_BYPASS] = imx_clk_hw_mux_flags("vpu_pll_bypass", anatop_base + 0x74, 28, 1, vpu_pll_bypass_sels, ARRAY_SIZE(vpu_pll_bypass_sels), CLK_SET_RATE_PARENT); @@ -473,7 +473,7 @@ static int imx8mp_clocks_probe(struct platform_device *pdev) hws[IMX8MP_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", anatop_base, 13); hws[IMX8MP_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", anatop_base + 0x14, 13); - hws[IMX8MP_VIDEO_PLL1_OUT] = imx_clk_hw_gate("video_pll1_out", "video_pll1_bypass", anatop_base + 0x28, 13); + hws[IMX8MP_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", anatop_base + 0x28, 13); hws[IMX8MP_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", anatop_base + 0x50, 13); hws[IMX8MP_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", anatop_base + 0x64, 11); hws[IMX8MP_VPU_PLL_OUT] = imx_clk_hw_gate("vpu_pll_out", "vpu_pll_bypass", anatop_base + 0x74, 11); From patchwork Sun Dec 29 14:49:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3770 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9505E3F174 for ; Sun, 29 Dec 2024 15:50:42 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d124077928sf200545a12.0 for ; Sun, 29 Dec 2024 06:50:42 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483842; cv=pass; d=google.com; s=arc-20240605; b=Jw9lINm7A9wr7jzsunSHirMliQ/RUrIUdk5YvUoXQuorsmIQhCk5swlxx8cIGMQWad d/6JWDnPhBMWQID4fI9PEFeyv0t4xdwgZlumWVYj2sbwPw7nocvqNFtEbU42VPv4ZtOE lnFFZX7G0ng2Zr8eKnzWySwvK2GTX6R2Nn4SBlvhAaPTGMoZgZYFg3/xUVynoZK2UBZh yL3HDyPLILeaaHmO4cX3kdQ2NviGOY+NnF/PP5Bwj2W042TFuQK0kHwaVbEMvVWH20+T hqBr3bnjedtejFx0EKetwkjoXptT/Y2W7flyqwfKVurTRWPsxmmEGt9oYSK8kXeEAldn Ljcw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=QUe3/kZK6Tmx9+dkHTvJdYFddBTjDhRBgEjt4sr2+oE=; fh=uK/I/Qm8zwF4j/5ocVWtNRYdb4wOhfFBa+ga5nftc1w=; b=jrCBzexjiEuZ0mlU0E7w9kEwxG0uEqyEHvnMyptlJJlbhKMxbLOVrK/8Cxs51D4yIC Nafnorear/lWhwCmeMg7pRHbwDMDDWlHxKAFpEIUoLxxCULn60uus3Le7QHlVkufSSMa vEohU32EOaCBJ71bRHmm/eQgYHFa0rmvPaHWjBpN0n5kdZRkt7mm0JQzSxDQf0We3V39 W+3cUaVVO9EiuVYRODDbaQQrVOmMbCmsqbwSDqHNpZ2OM40hvw7WotOFIT4k3/MTrXew +9Bkh8hRqEqI29/RDjHbDUtqVUNA7+Umme1YW71M0GhN0sQQZmGe5gKzBvQZvpYwmbOM gfSw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=XfbsOUQf; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483842; x=1736088642; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=QUe3/kZK6Tmx9+dkHTvJdYFddBTjDhRBgEjt4sr2+oE=; b=FWQtyicGaNjc3eZxEYwfuPfFLV6VN+V7BsHZdVdP4GHdPwLrgrs4DiL3AaPIcyVhNx Cf1awXjni+Lw5Eg0mINyX/CwdMyop4z5O/mo79jcF/NhYoN6yold26AIQiyWcRfbfVwl Jl2Wd9iqOCU3ixTcK7UX+iQp5nrGla2YSXMhk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483842; x=1736088642; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=QUe3/kZK6Tmx9+dkHTvJdYFddBTjDhRBgEjt4sr2+oE=; b=g9kRX30AjJ3SBHmP/dXOoHZl0EoX3I6np2xWYj1wX+AFoucVSCiSEPkduC5lLObSE1 ogIXLlxkfTqDWV42B0VlWP7sJUaRDHs+qWPQVuZVZGa9AF/eYzuMXnE/Sla2s3zt1Ijj MjIG0xeKsp3TCWZAKk4HTlTgWBcyUQ56ikIiwTh/lLDWUTPl4AP4Mf57Kqm85j19T3GW BWTvS6VAJL2vtLjNJZY3WGR9s2F/jntqxW9PYnLJKoVqH18zXhR/r+5Q0zWSBOiqNlRa k4JpdWdEDoRS5WlOR4jF6LfPcgc4pv3xDs2e2glW9znPm+OJ/+dvF+olKtp5osl+mZnY 3iuQ== X-Forwarded-Encrypted: i=2; AJvYcCUkTeO4Ud19pVS0PJqRiqI3JO72AGmPdihEiAuyP/XTBgTipJn3PwroP9YyuAtajIwl7OSPAX7eZ5HIs2zn@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzPFZYndc4Agq2Wtx4taxB/9BnyCZGAaMA5Zd/Zvjlp7RuSvJzf qe1DzWbZ1Pe8VBtGMCdVAsRDklmd2KlQILawBE1vVQQxDN9IhxYKqb99xeKR8qD5tSMtmcbOKQ= = X-Google-Smtp-Source: AGHT+IEt7CVNGvF8jH2yBAjw28vvHp/k2Qkvl6/SnuFbR5ttaOdRioqYOX2rkj3naz/avajzCRZKrg== X-Received: by 2002:a05:6402:254d:b0:5d0:c67e:e263 with SMTP id 4fb4d7f45d1cf-5d81ddf3bcamr28239186a12.8.1735483842225; Sun, 29 Dec 2024 06:50:42 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:1cca:b0:5d3:cf02:d20f with SMTP id 4fb4d7f45d1cf-5d89f950ccels480511a12.2.-pod-prod-08-eu; Sun, 29 Dec 2024 06:50:40 -0800 (PST) X-Received: by 2002:a05:6402:34c2:b0:5d1:1f2:1143 with SMTP id 4fb4d7f45d1cf-5d81ddfe32bmr33168411a12.18.1735483840418; Sun, 29 Dec 2024 06:50:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483840; cv=none; d=google.com; s=arc-20240605; b=ih1hhuNwYd/ifykkX2QXeNS8l2wFEsnH36vs8FzDx2belb/CleZCwowlSNJzCt2xzh UzcENjWNgRi4mtDe6iC2B9xXJw4EnyGa9dGQm89U1fKb7jnPezCPJfq+nVvBIvIdRp3x oswXsp5BoLOwtxxQsObRb7ZIG/1CTk3dPctsqa4YXmNQRkThZukqIenQGtk96t3XDt40 5Yr2MbpCqc33O26XClcJpch/vmCHshnvgvlpvJEbVfQsO+8VFI88sRKTSdD/72Dhk3E7 /lQXRR1QOUgyi+K647wMBJL3wv3kXa/hJ8NLuUknPWIbCpu2yATIlm2uUWCxWIqyNAdt 2o+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=xBVFA3tzS1bXJbCiJCU1B6IsR8mJkZI1gbjF/bIgONM=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=EuENo9NxnXkBQOhoueTXmDJxviovptFojPI64WwGed8K7H97HD0/F9CWqFO6l64h/h 4Wpu19rZyOC0HqApc0yw3CdvDzU9rT14PslaP9xarGD0CNNasxQ7NavFVCHz1JGrdJUR WA4uCNM8PmYF/1UiHX/cx6juTZthpwjjZWKXoBNw4a/63wG35SlCSKIcBrPaggKWHCYC 1kof6sO15biXcqavnHFgKgVmXtrQ4s5LD4/3qmJPVtH4D2oZ0pvvElN8qfx8N/XybLAY ZpXbn3+4ncpdnYeVmAxNnEkZQwjGLHSWjAHyjGKw/RVuyICIWReW/odgWVSjcIZe0nZ2 COIA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=XfbsOUQf; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef50db9sor99132366b.14.2024.12.29.06.50.40 for (Google Transport Security); Sun, 29 Dec 2024 06:50:40 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvQtq1BbHbRhYF2xvSLApQjdEGrkSVBjG+7u22RyGl6iw6QNacOATupUp6rgaN K0/iMj9Y/DXcfcho4qIJ0LlfWQu/ZHTWcGHrdF56HB9daguzIOf6JZQevoxbo4yqwHabew7aCkZ Rpu/o612eEqrpKQiIZCrWWAHTrwkA77Q/SAIQglaJZg6SWRJIvH2V6cIA+LLdgQBhNJpCaAkgIy mAEkxB8wcJZL65Ph9wJ/u0Ssq6VleMwGEgdHenGCEMwweytx6uHFulcBslZ29yMJAUEFwJZd4nA +2uBtzOqge96UJpZwrs47w== X-Received: by 2002:a17:907:c084:b0:aae:82b4:4691 with SMTP id a640c23a62f3a-aae82b4788fmr2345611766b.25.1735483839899; Sun, 29 Dec 2024 06:50:39 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:39 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 05/18] dt-bindings: clock: imx8m-anatop: add oscillators and PLLs Date: Sun, 29 Dec 2024 15:49:29 +0100 Message-ID: <20241229145027.3984542-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=XfbsOUQf; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Though adding clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the anatop module uses the input oscillators to generate various PLLs. In turn, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Furthermore, as agreed in [1], this change represents the first step toward the implementation of the anatop driver. Currently, in fact, there is no dedicated anatop driver, but the CCM driver parses the anatop node and registers the PLLs it produces. [1] https://lore.kernel.org/imx/20241106090549.3684963-1-dario.binacchi@amarulasolutions.com/ Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- (no changes since v7) Changes in v7: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - Improve commit message - Merge it with patch 10, 11, and 12: - 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop - 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop - 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop Changes in v4: - New .../bindings/clock/fsl,imx8m-anatop.yaml | 53 ++++++++++++++- include/dt-bindings/clock/imx8mm-clock.h | 64 +++++++++++++++++ include/dt-bindings/clock/imx8mn-clock.h | 64 +++++++++++++++++ include/dt-bindings/clock/imx8mp-clock.h | 68 +++++++++++++++++++ 4 files changed, 248 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml index bbd22e95b319..f439b0a94ce2 100644 --- a/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml +++ b/Documentation/devicetree/bindings/clock/fsl,imx8m-anatop.yaml @@ -30,22 +30,73 @@ properties: interrupts: maxItems: 1 + clocks: + minItems: 2 + maxItems: 3 + + clock-names: + minItems: 2 + maxItems: 3 + '#clock-cells': const: 1 required: - compatible - reg + - clocks + - clock-names - '#clock-cells' +allOf: + - if: + properties: + compatible: + contains: + const: fsl,imx8mq-anatop + then: + properties: + clocks: + items: + - description: 32k osc + - description: 25m osc + - description: 27m osc + clock-names: + items: + - const: ckil + - const: osc_25m + - const: osc_27m + else: + properties: + clocks: + items: + - description: 32k osc + - description: 24m osc + + clock-names: + items: + - const: osc_32k + - const: osc_24m + additionalProperties: false examples: - | - anatop: clock-controller@30360000 { + clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; + }; + + - | + clock-controller@30360000 { + compatible = "fsl,imx8mq-anatop"; + reg = <0x30360000 0x10000>; + #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; ... diff --git a/include/dt-bindings/clock/imx8mm-clock.h b/include/dt-bindings/clock/imx8mm-clock.h index 102d8a6cdb55..017c06e48430 100644 --- a/include/dt-bindings/clock/imx8mm-clock.h +++ b/include/dt-bindings/clock/imx8mm-clock.h @@ -287,4 +287,68 @@ #define IMX8MM_CLK_END 258 +#define IMX8MM_ANATOP_CLK_DUMMY 0 +#define IMX8MM_ANATOP_CLK_32K 1 +#define IMX8MM_ANATOP_CLK_24M 2 +#define IMX8MM_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MM_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MM_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MM_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MM_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MM_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MM_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MM_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MM_ANATOP_AUDIO_PLL1 11 +#define IMX8MM_ANATOP_AUDIO_PLL2 12 +#define IMX8MM_ANATOP_VIDEO_PLL 13 +#define IMX8MM_ANATOP_DRAM_PLL 14 +#define IMX8MM_ANATOP_GPU_PLL 15 +#define IMX8MM_ANATOP_VPU_PLL 16 +#define IMX8MM_ANATOP_ARM_PLL 17 +#define IMX8MM_ANATOP_SYS_PLL1 18 +#define IMX8MM_ANATOP_SYS_PLL2 19 +#define IMX8MM_ANATOP_SYS_PLL3 20 +#define IMX8MM_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MM_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MM_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MM_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MM_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MM_ANATOP_VPU_PLL_BYPASS 26 +#define IMX8MM_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MM_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MM_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MM_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MM_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MM_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MM_ANATOP_GPU_PLL_OUT 33 +#define IMX8MM_ANATOP_VPU_PLL_OUT 34 +#define IMX8MM_ANATOP_ARM_PLL_OUT 35 +#define IMX8MM_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MM_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MM_ANATOP_SYS_PLL1_40M 38 +#define IMX8MM_ANATOP_SYS_PLL1_80M 39 +#define IMX8MM_ANATOP_SYS_PLL1_100M 40 +#define IMX8MM_ANATOP_SYS_PLL1_133M 41 +#define IMX8MM_ANATOP_SYS_PLL1_160M 42 +#define IMX8MM_ANATOP_SYS_PLL1_200M 43 +#define IMX8MM_ANATOP_SYS_PLL1_266M 44 +#define IMX8MM_ANATOP_SYS_PLL1_400M 45 +#define IMX8MM_ANATOP_SYS_PLL1_800M 46 +#define IMX8MM_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MM_ANATOP_SYS_PLL2_50M 48 +#define IMX8MM_ANATOP_SYS_PLL2_100M 49 +#define IMX8MM_ANATOP_SYS_PLL2_125M 50 +#define IMX8MM_ANATOP_SYS_PLL2_166M 51 +#define IMX8MM_ANATOP_SYS_PLL2_200M 52 +#define IMX8MM_ANATOP_SYS_PLL2_250M 53 +#define IMX8MM_ANATOP_SYS_PLL2_333M 54 +#define IMX8MM_ANATOP_SYS_PLL2_500M 55 +#define IMX8MM_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MM_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MM_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MM_ANATOP_CLK_CLKOUT1 59 +#define IMX8MM_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MM_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MM_ANATOP_CLK_CLKOUT2 62 + #endif diff --git a/include/dt-bindings/clock/imx8mn-clock.h b/include/dt-bindings/clock/imx8mn-clock.h index 04809edab33c..b2fa73803d45 100644 --- a/include/dt-bindings/clock/imx8mn-clock.h +++ b/include/dt-bindings/clock/imx8mn-clock.h @@ -267,4 +267,68 @@ #define IMX8MN_CLK_END 235 +#define IMX8MN_ANATOP_CLK_DUMMY 0 +#define IMX8MN_ANATOP_CLK_32K 1 +#define IMX8MN_ANATOP_CLK_24M 2 +#define IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MN_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MN_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MN_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL 8 +#define IMX8MN_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MN_ANATOP_SYS_PLL3_REF_SEL 10 +#define IMX8MN_ANATOP_AUDIO_PLL1 11 +#define IMX8MN_ANATOP_AUDIO_PLL2 12 +#define IMX8MN_ANATOP_VIDEO_PLL 13 +#define IMX8MN_ANATOP_DRAM_PLL 14 +#define IMX8MN_ANATOP_GPU_PLL 15 +#define IMX8MN_ANATOP_M7_ALT_PLL 16 +#define IMX8MN_ANATOP_ARM_PLL 17 +#define IMX8MN_ANATOP_SYS_PLL1 18 +#define IMX8MN_ANATOP_SYS_PLL2 19 +#define IMX8MN_ANATOP_SYS_PLL3 20 +#define IMX8MN_ANATOP_AUDIO_PLL1_BYPASS 21 +#define IMX8MN_ANATOP_AUDIO_PLL2_BYPASS 22 +#define IMX8MN_ANATOP_VIDEO_PLL_BYPASS 23 +#define IMX8MN_ANATOP_DRAM_PLL_BYPASS 24 +#define IMX8MN_ANATOP_GPU_PLL_BYPASS 25 +#define IMX8MN_ANATOP_M7_ALT_PLL_BYPASS 26 +#define IMX8MN_ANATOP_ARM_PLL_BYPASS 27 +#define IMX8MN_ANATOP_SYS_PLL3_BYPASS 28 +#define IMX8MN_ANATOP_AUDIO_PLL1_OUT 29 +#define IMX8MN_ANATOP_AUDIO_PLL2_OUT 30 +#define IMX8MN_ANATOP_VIDEO_PLL_OUT 31 +#define IMX8MN_ANATOP_DRAM_PLL_OUT 32 +#define IMX8MN_ANATOP_GPU_PLL_OUT 33 +#define IMX8MN_ANATOP_M7_ALT_PLL_OUT 34 +#define IMX8MN_ANATOP_ARM_PLL_OUT 35 +#define IMX8MN_ANATOP_SYS_PLL3_OUT 36 +#define IMX8MN_ANATOP_SYS_PLL1_OUT 37 +#define IMX8MN_ANATOP_SYS_PLL1_40M 38 +#define IMX8MN_ANATOP_SYS_PLL1_80M 39 +#define IMX8MN_ANATOP_SYS_PLL1_100M 40 +#define IMX8MN_ANATOP_SYS_PLL1_133M 41 +#define IMX8MN_ANATOP_SYS_PLL1_160M 42 +#define IMX8MN_ANATOP_SYS_PLL1_200M 43 +#define IMX8MN_ANATOP_SYS_PLL1_266M 44 +#define IMX8MN_ANATOP_SYS_PLL1_400M 45 +#define IMX8MN_ANATOP_SYS_PLL1_800M 46 +#define IMX8MN_ANATOP_SYS_PLL2_OUT 47 +#define IMX8MN_ANATOP_SYS_PLL2_50M 48 +#define IMX8MN_ANATOP_SYS_PLL2_100M 49 +#define IMX8MN_ANATOP_SYS_PLL2_125M 50 +#define IMX8MN_ANATOP_SYS_PLL2_166M 51 +#define IMX8MN_ANATOP_SYS_PLL2_200M 52 +#define IMX8MN_ANATOP_SYS_PLL2_250M 53 +#define IMX8MN_ANATOP_SYS_PLL2_333M 54 +#define IMX8MN_ANATOP_SYS_PLL2_500M 55 +#define IMX8MN_ANATOP_SYS_PLL2_1000M 56 +#define IMX8MN_ANATOP_CLK_CLKOUT1_SEL 57 +#define IMX8MN_ANATOP_CLK_CLKOUT1_DIV 58 +#define IMX8MN_ANATOP_CLK_CLKOUT1 59 +#define IMX8MN_ANATOP_CLK_CLKOUT2_SEL 60 +#define IMX8MN_ANATOP_CLK_CLKOUT2_DIV 61 +#define IMX8MN_ANATOP_CLK_CLKOUT2 62 + #endif diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings/clock/imx8mp-clock.h index 3235d7de3b62..8c076225fd9e 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -402,4 +402,72 @@ #define IMX8MP_CLK_AUDIOMIX_END 59 +#define IMX8MP_ANATOP_CLK_DUMMY 0 +#define IMX8MP_ANATOP_CLK_24M 1 +#define IMX8MP_ANATOP_CLK_32K 2 +#define IMX8MP_ANATOP_AUDIO_PLL1_REF_SEL 3 +#define IMX8MP_ANATOP_AUDIO_PLL2_REF_SEL 4 +#define IMX8MP_ANATOP_VIDEO_PLL_REF_SEL 5 +#define IMX8MP_ANATOP_DRAM_PLL_REF_SEL 6 +#define IMX8MP_ANATOP_GPU_PLL_REF_SEL 7 +#define IMX8MP_ANATOP_VPU_PLL_REF_SEL 8 +#define IMX8MP_ANATOP_ARM_PLL_REF_SEL 9 +#define IMX8MP_ANATOP_SYS_PLL1_REF_SEL 10 +#define IMX8MP_ANATOP_SYS_PLL2_REF_SEL 11 +#define IMX8MP_ANATOP_SYS_PLL3_REF_SEL 12 +#define IMX8MP_ANATOP_AUDIO_PLL1 13 +#define IMX8MP_ANATOP_AUDIO_PLL2 14 +#define IMX8MP_ANATOP_VIDEO_PLL 15 +#define IMX8MP_ANATOP_DRAM_PLL 16 +#define IMX8MP_ANATOP_GPU_PLL 17 +#define IMX8MP_ANATOP_VPU_PLL 18 +#define IMX8MP_ANATOP_ARM_PLL 19 +#define IMX8MP_ANATOP_SYS_PLL1 20 +#define IMX8MP_ANATOP_SYS_PLL2 21 +#define IMX8MP_ANATOP_SYS_PLL3 22 +#define IMX8MP_ANATOP_AUDIO_PLL1_BYPASS 23 +#define IMX8MP_ANATOP_AUDIO_PLL2_BYPASS 24 +#define IMX8MP_ANATOP_VIDEO_PLL_BYPASS 25 +#define IMX8MP_ANATOP_DRAM_PLL_BYPASS 26 +#define IMX8MP_ANATOP_GPU_PLL_BYPASS 27 +#define IMX8MP_ANATOP_VPU_PLL_BYPASS 28 +#define IMX8MP_ANATOP_ARM_PLL_BYPASS 29 +#define IMX8MP_ANATOP_SYS_PLL1_BYPASS 30 +#define IMX8MP_ANATOP_SYS_PLL2_BYPASS 31 +#define IMX8MP_ANATOP_SYS_PLL3_BYPASS 32 +#define IMX8MP_ANATOP_AUDIO_PLL1_OUT 33 +#define IMX8MP_ANATOP_AUDIO_PLL2_OUT 34 +#define IMX8MP_ANATOP_VIDEO_PLL_OUT 35 +#define IMX8MP_ANATOP_DRAM_PLL_OUT 36 +#define IMX8MP_ANATOP_GPU_PLL_OUT 37 +#define IMX8MP_ANATOP_VPU_PLL_OUT 38 +#define IMX8MP_ANATOP_ARM_PLL_OUT 39 +#define IMX8MP_ANATOP_SYS_PLL3_OUT 40 +#define IMX8MP_ANATOP_SYS_PLL1_OUT 41 +#define IMX8MP_ANATOP_SYS_PLL1_40M 42 +#define IMX8MP_ANATOP_SYS_PLL1_80M 43 +#define IMX8MP_ANATOP_SYS_PLL1_100M 44 +#define IMX8MP_ANATOP_SYS_PLL1_133M 45 +#define IMX8MP_ANATOP_SYS_PLL1_160M 46 +#define IMX8MP_ANATOP_SYS_PLL1_200M 47 +#define IMX8MP_ANATOP_SYS_PLL1_266M 48 +#define IMX8MP_ANATOP_SYS_PLL1_400M 49 +#define IMX8MP_ANATOP_SYS_PLL1_800M 50 +#define IMX8MP_ANATOP_SYS_PLL2_OUT 51 +#define IMX8MP_ANATOP_SYS_PLL2_50M 52 +#define IMX8MP_ANATOP_SYS_PLL2_100M 53 +#define IMX8MP_ANATOP_SYS_PLL2_125M 54 +#define IMX8MP_ANATOP_SYS_PLL2_166M 55 +#define IMX8MP_ANATOP_SYS_PLL2_200M 56 +#define IMX8MP_ANATOP_SYS_PLL2_250M 57 +#define IMX8MP_ANATOP_SYS_PLL2_333M 58 +#define IMX8MP_ANATOP_SYS_PLL2_500M 59 +#define IMX8MP_ANATOP_SYS_PLL2_1000M 60 +#define IMX8MP_ANATOP_CLK_CLKOUT1_SEL 61 +#define IMX8MP_ANATOP_CLK_CLKOUT1_DIV 62 +#define IMX8MP_ANATOP_CLK_CLKOUT1 63 +#define IMX8MP_ANATOP_CLK_CLKOUT2_SEL 64 +#define IMX8MP_ANATOP_CLK_CLKOUT2_DIV 65 +#define IMX8MP_ANATOP_CLK_CLKOUT2 66 + #endif From patchwork Sun Dec 29 14:49:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3771 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D83C43F174 for ; Sun, 29 Dec 2024 15:50:44 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d09962822bsf996715a12.1 for ; Sun, 29 Dec 2024 06:50:44 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483844; cv=pass; d=google.com; s=arc-20240605; b=cGsu/kwnVlr6BsyUxLnh2NESzbqmRGvg6p2GmKay4++/2w7aD6D57INf5oEcDWB+ck yzP8a7na+gxfWWTPIpFBwWFt8qVS46u5kHhvFVZJnGXI4dWgU3izSJhZfBkSm7TSQBbJ p1xKWbvy2KlvMAo4Ati8FqDD1L6ubt2+VDS5pObhxHgCIAVw8IGR9cHqHPUixlRka6VO V79fnb2DHB12ENrqs8TekmjYLaZl0/EZSfL1qCIvx+jIGWIx4DiR0tj5IFCc1qxUMPKj nPv4ZlDgSPh39OPxertceECpLq+0aQPcRpGQYZ4IR7k0EMaIVZpillLdvUF1Paz5lGvy jP1g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; fh=Qz3Fkk3/myKEhGmwS+imYt74ifLXOfAHWqtqBV7b6qo=; b=abvR7IKQT+uPYj+/8aSI/+WEjZot/W5HkGGsm2qa5ocahuciS5WMRsdaogIJ8ntuxL eF2rfIydWpG+ziCpD7+885GdiWc35HFUdUCoreTHHma9dbiQqfpXLkTGkofZekPoyZX5 7cZkLeSbPRB0MhUNHaq/MKpwWGm0SVm7AABHSART3/NbQZftV5skdjzbNsJMyEdg8pRx bgzqSDA8gcBcZbzTGb8oyd9shGPN3kPbWDMtvgBXApEEk75lv9sUzKJXXOYxd16JPYkQ o562QgwnkOuyiIljc7J90ittaZ41tjjgZygazcPqtblA+rVhokpjzhZAWDnNxlILLx0r 2e+g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QtC2cSlq; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483844; x=1736088644; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=SMGT3cgTHvzDVYdFovjA5jALR2tHydtfOD4ZTJqNPK8vckOOdau6U//QphEamtWATs yR6MpN5omqstDXACsRlKx/gV8zMofXK1vb5G+VsPn1TXKvwACTe+zLC3G/DKMzR1rnjt MN0H+kJcX4eNgkUxVH9rv2im7rSk5yyUucj/k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483844; x=1736088644; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=K6+boORAx6gkVCCq+eFzzX/52ALWrgEtc58Q+26utas=; b=aQopo/0dafqN+QQWwbKRZCiiso/z/TjbX7qXg2QFFbh49JqXevsSPQjSEJvF8v67B+ 1TvZj7siIeDmMhgJP66wjIttyRDrqrwAQQo8aXwqyx8syuBYL3pCzY7soWkWXCoVyL8a 0UyFCatWmZs2Xlp88V7l6/qpaGxsPaBiPHJU9WQukEhQbMOf3iUXFkSlVci3+NzQvZv3 ssVG0J1gycdpQdgb913TEAsXa0yghShF5bWbWUJNviY2/gZLcYEIKrFbojrr7Bc5eDKB UF6ZvzE8RF1LnrUzpZuHq8sruHjVRQX2WD8nlpV4JtOv1CQZheALsELVHoQPqpP+PVZ4 Z+/g== X-Forwarded-Encrypted: i=2; AJvYcCV++O49oxGb8kgx/AWOebA/vzvyEZ3/xrYZrBSsQhuTdXtOBBqR4rWFEaigmNOlwQ25hvumj+/wl6hB3M6Q@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwsDOFHYE2G8xe6x9uJSZTHca4nGMyS7FVTeU9HcylK1FlHkB+z KUAzc6qw6+EBWuAVJTLjcYTW8H4duCoQY5fJjmwfu2H0rIm7UFTEkgf0yCdhORG5JQ== X-Google-Smtp-Source: AGHT+IFJxSYrsls8TdF5/PCXs5drJXmTBOToM9sCN/b2/A3kvdBwkzeX9FI9tNxLpiaUF+Gk5xHq5Q== X-Received: by 2002:a05:6402:2805:b0:5d3:e45d:ba7c with SMTP id 4fb4d7f45d1cf-5d81de02043mr26519596a12.29.1735483844501; Sun, 29 Dec 2024 06:50:44 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:bb0d:0:b0:5d3:cdb1:60a with SMTP id 4fb4d7f45d1cf-5d88364fe0als190927a12.2.-pod-prod-06-eu; Sun, 29 Dec 2024 06:50:42 -0800 (PST) X-Received: by 2002:a17:907:5007:b0:aae:ce4c:ca40 with SMTP id a640c23a62f3a-aaece4ccb35mr1742506566b.32.1735483842544; Sun, 29 Dec 2024 06:50:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483842; cv=none; d=google.com; s=arc-20240605; b=EU8hX1iCo8W9+CYCx9Lvz+Dm13xqiEnKA63pltsSrWB3SeWVSs52ghSZhnl/ajTOX7 2F61i2YeOJzszjp3yTaDCtNH8xgBc+k+2Dl1aYNLLDPjEk7+5u2ADnQiMJtDoUL70ejQ j86YHwpqO56B36Kl0E2+iLmIT1h6x3BR4RUhTFFfi9cSR6pfkGu0RBzBRfT5yY52cp+Q xjOBPtaoY6PW6qj3NnaoIqgyhEJmzvHwQTIkK09rkcVmB21bUm+1dDov+CEgO9EA/j5t JNzFHmKXwmeaHRpJboIPV8x1NRv2/p8EcoefmIGEN22UMK9JgN8leGDMvdhpyK4X+3iK xbDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=hOYk7rkhvjRCnvuEcjwAqfr4aBzSa8a4sxHUvLuLnTs=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=bC4f1VCuqxQXCPddr05oQJpAP1ENgUwFVFOk5Hgoxx0T+oJHoknTu68kBSObmue3c5 EZ20FrMw7TqwXyOknT1LyOzUFwFwJTjsVACBfEa4la+Jc4QMDKz/TVphVNevq0cSxNVO 4HpO43s+ixkjZIF49xKDCFSIVjr1KpTw6Rycyqnt2At2qkP13FvfSQ6Gi6wc3OT7RHrP RT1m9wZxku+lTGiBXq0o5ifs30zLef+IbnzIVIZzwnNPVhNAaMV9PFN/aCGlA/SWoRH2 0CJ3OiA4kalfTQQALQXLS7XFQarrJYu9Y6uzMizGOJbBoAZamK4Ax4xnq4ESJ/jRaq12 IjAg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QtC2cSlq; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e83f2b0sor424971666b.7.2024.12.29.06.50.42 for (Google Transport Security); Sun, 29 Dec 2024 06:50:42 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsx44/U3tWwo9dTaq4OnLm1AVD0krqiIVxgJCvhDBKbsHtM3DNMWM8SZWKUFZb 0WVoFults/dwr7WdTXUUrDQ27JZOO4x8PgoRRb0bBuSuBhDdLJaFfn4Ms50rPJGmDhp1K5kHMjZ f7nbI0heiUHwjS1HCVvYsJT8NKPZofNP9C2pOVRMuG31qF7N0FeQfJk71fGdwyOD7uydXeNVlcX SPAl3qWAf/uKubnBjWEeBVNj342jgCAuXaw1QSfxuj/zUcgnL81zqyORMcgG9ewhyoJxSiulRiT 3kIGVRZtR5hySh+E2I2QiA== X-Received: by 2002:a17:907:2d2c:b0:aa6:8b38:52a3 with SMTP id a640c23a62f3a-aac33787557mr2382830166b.50.1735483842145; Sun, 29 Dec 2024 06:50:42 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:41 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 06/18] arm64: dts: imx8mm: add anatop clocks Date: Sun, 29 Dec 2024 15:49:30 +0100 Message-ID: <20241229145027.3984542-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=QtC2cSlq; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Add the bindings definitions for the anatop node. The patch is preparatory for future developments. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 4de3bf22902b..597041a05073 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -600,6 +600,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 29 14:49:31 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3772 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 16C8A3F174 for ; Sun, 29 Dec 2024 15:50:46 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d401852efcsf2113852a12.2 for ; Sun, 29 Dec 2024 06:50:46 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483846; cv=pass; d=google.com; s=arc-20240605; b=edqXuSK3vv72gXKx9zveURpJDL+1oYqg4Oj/Pe3/bH/7dt5TM3AQNkhBCF2l/APDh+ ckazf0A4dwlzWfifILoODK0M/hT1uFBKe5hBoS6NhMy+Gtrr5XtUhTh72Y+X6EKO/ye2 LGtUGaGOf5qNikn3KiN2fVVKQt8xMA+HrWNWrS1XNXFqMbgbln2ya1UKmdYbXCucXUo6 PxN22IZ7a42njymOJAqyetB1aTI1R/Ucw9UchRBTc9hXxYfzp4Z9WRwXSc6UR5TZcL56 d81M17P0TumPDBjIoMeE+VV8LrBHUgx+wmEUQZENB++O78qOTde8JXq30XwQ5s+ZT5fZ TtSQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; fh=d/zBQFWW7B2DSYNhZuNxxRu6cu10ZC7hKQU/GL8ch6I=; b=SA8tvmBEA21XAjuapbCAPmrpKmvU+w1QHXemjEx434LbvrvV+EsZqHXCBYe+xSDJxu DxBXybfJkqrsWdK8GwUWjbg4R5zTsxE9LJqm76rvctg8hPYHQc+ioGuV19PJKEFlp0I1 VOXvrKOT3X5CMrmdEgR5bKtDT2I/ihEk+eh0muUvUSod2TgbHoxei72HTxXaIioP2TSR xp8zjLHn3uQH4zaEbTA8Oka22rY9+3nP39o53zxa418vwwUlcYAunbIHfpcFJz91b96+ jslSgN45qMJv/ZonwrwGJB0urEOyd3GvyoffiojwsMHKREkqvAJKRP0AHZoXVdndaJ7M YKsw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="h/OX9hCs"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483846; x=1736088646; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=JspjDOLKDK92ZxBmGz4JGi3jbwjmnZYim/aGH/dZyLkAqsWZyWo+QfGTD9vHU04ilP mq+EUwEEWra+RHII/cDbJGlOrLOdkR1U6sLkm996YfpjfI3MooG+SrBoQGD5x8/sf6zT cgm5leWh2YIJPF4lFLSBYT4fVCqR1TuJlGtLc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483846; x=1736088646; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=JEf/e6MN0EPkz/KxL9r2mA7qN6PKtUFDk9T5U0wOdIo=; b=gAnxnahk/yLzEqCnZL+IPmagp+JeLlU+vMdWDysshmK0pWmEXnZvEnVQheZuyn/8tc DDTxpd/mBU4G/1tWOQLKZx/3VAQcrgzN/9PAggGJFsI07C1NbXlz9wk/R4umB7eVQVNo M80qDk4mjrJULFHh2+WxP1jDg7q6VvmVSfP0m6qiyUwTHO6HkPyVRDH1RlFkzQ/nVjip 2flpsD34Jn5rNHotpwAYOfXltiY+6HHc/UffzmSuZBC55kqfx6yDTN7aFO+PvZBRzoKf gqq22+59tkqQI9c0Ydn1HcfLfB34jd28gTD0eGNt+u+Zma6+Mu7Q+u1R0bmgdG3hCjY/ tJ8w== X-Forwarded-Encrypted: i=2; AJvYcCV550VrlCPqUeDOhqNY2s86/rRR27pGtQOgjkndlab81toHX9NXcq7rJ0JfzuwXpIJcCFyqhNS/4tywPGgS@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwfSnHyszUGNMWAX/NOXVGf5ZVCXDqTsvjs3A0TsmuFkvnhr6DV KFPcPQN+2rviR+LEvk9cp9MjBxoVBefAqECWV1phmx6QiNFuuLBDfuyUKyqTBJGgVQ== X-Google-Smtp-Source: AGHT+IGwN+PW91C6Kn0rB02iWNlwrENhF3PpnYGiIzC4sLvunNnBR3RNZBlLcQysnx0CaWC3Y+x1hA== X-Received: by 2002:a05:6402:13d6:b0:5d3:e4eb:8d1f with SMTP id 4fb4d7f45d1cf-5d81dd906dbmr27365547a12.12.1735483845749; Sun, 29 Dec 2024 06:50:45 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:ccda:0:b0:5cf:e3e9:1723 with SMTP id 4fb4d7f45d1cf-5d8b574f091ls367747a12.2.-pod-prod-04-eu; Sun, 29 Dec 2024 06:50:44 -0800 (PST) X-Received: by 2002:a17:907:6d04:b0:aa6:2704:4840 with SMTP id a640c23a62f3a-aac3355e925mr3079892466b.51.1735483843974; Sun, 29 Dec 2024 06:50:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483843; cv=none; d=google.com; s=arc-20240605; b=LpJtvCEG2eO3qpiPECyLD91MKabb6icwsOou7TVXqr2McuSxBLZ9O+ZjjFaxi/3LJJ jKHgjI3pALZrQMQfeYG8/0nJdBrfmyL1JVvrPuqHsuziF9qEbmESpIlLq2OD3pvyfJRY qyrigAJd2DGyd+s37H2LQMjNFqTQGDJ4Dd1qydvSntD9TLluz3bbmPWjmEaFPC5lzcxB zoXFXhbdi7FdJ+tW/6cWaxzxuK9xcCn9M7qUh17bhbxMcPT1/4TxiDWZM3IN/w3PKqsV GELjjgQE+wAcst93qW5pDTHF8vBNln8GqOVz+3dqj/gmCQbYmPnKvS7EGJr5ee9JNJ1q nojQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Mr8rvSiMKhhr7+g2wBjSbr4ZapMlTY5YRIRH4XPzpek=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=D4kyk5XyeIrGnvVJIE/La0M9aGb0/kcjbrJCunCwihC7UUIn3GIyQr0fO2aml6zU+I uGQoWIejS5t7CCB0a5vcm4zPhxblnNUrIDWtSmOWhrmvdK2VbG+w9S3v7BY7nCT8J0uU XCFnTFL4mEiVv4gcny4e/yqrMfti0igF6Y1SEHd24MT5AXvVYOLD+4Z8txlhEUiu1deS 7AOaoLtWbYypH2qMazAI0/jXyXZRFKdvAa3bvXEuNqEPv1kLUFwsMfu0sk9MrjPV4pDA 6Y14vjqEymAOWo0L94VaOVgT6IKHoVUyl1n/kC6T41nN8vcdKiM6jso8IZAVyTj5lUzp z6ZQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="h/OX9hCs"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eae7395sor735200666b.11.2024.12.29.06.50.43 for (Google Transport Security); Sun, 29 Dec 2024 06:50:43 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvIyjmFM+YIlgV1w4Yw8fnTHSMo354zoN61aEgrfqeweHF73i9SzECmjbBkXqj xJxhssvhnMimnWvYk8OVbOPuSTF1fvTe2vWHt3fVOuEjO0EfC0POGYIt2hv2pqJqz1U3TYkZDp/ mAV/6DJLFKdicU5O7dif/MQJwHeCNQNordXVfktbWvoReFtmJcXDPD2hjyBk8oCydPTJZTDxcne +yh9+Jj08wudtmE4zZUTZixwI41DsTxncshnO4gda6kbK4yg2yne5yI0qu5lDbcIZ6jEtsUwYwV lUWjORAdZEntmKqqktMERQ== X-Received: by 2002:a17:907:d9f:b0:aa6:9ee3:e51f with SMTP id a640c23a62f3a-aac334e377amr3135317166b.41.1735483843575; Sun, 29 Dec 2024 06:50:43 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:43 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 07/18] arm64: dts: imx8mn: add anatop clocks Date: Sun, 29 Dec 2024 15:49:31 +0100 Message-ID: <20241229145027.3984542-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="h/OX9hCs"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index a5f9cfb46e5d..49be492b5687 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -606,6 +606,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mn-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 29 14:49:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3773 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f69.google.com (mail-ej1-f69.google.com [209.85.218.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id D82C93F174 for ; Sun, 29 Dec 2024 15:50:47 +0100 (CET) Received: by mail-ej1-f69.google.com with SMTP id a640c23a62f3a-aa6704ffcaesf77214666b.2 for ; Sun, 29 Dec 2024 06:50:47 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483847; cv=pass; d=google.com; s=arc-20240605; b=MGCFSUTcBkKw82+7YTelLDuLOo0+RuTFRqImLcpbZJQ7ExtvQWQoWVUcIjkRwCTb5Q kluy1z0wr5gI//wDdkBMeTds9XvR24mw7zyuOMBeRoRw052eX0GtHogKO8y0J8PAEL8w Va99UJE4qcVeIe5x51nsKiZK5+V5mYWxMtDa9poDSVCflGzZyOJAhbik8Ln81OQ2Rq56 yCKwPAUwljqkWJTy5+dXd38hCH4oHC73iVNO2ssf1cZcfupSnLENb1+AEjBh4HaLXil+ slV4yCJTHOSRgLQR5niFSMrGAaXsRPlCPuA+R5kG5vIKR3oV7+ui8Qf3yqpspKVc+liU nIuw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; fh=9DJRBeSgCeyuUSSYufYsYCrsX+A787ld8ab6fbBeWCc=; b=jF8OkMvjoKMWj5ny8vjLbAFjezR1HEFfW4lmbDtXsk7iUruwnl6wM0OeWSzK+W2xnL 2ejZG8cGnjic0UPIwV4HUuCt4al9HFnCoRH0+j5ie81OWp2T5IibXYgrmJFvYA6V/u0o Ch1dSwvUa5aikn6M9aRKtq5bRbWN6dpJZNRbHoSiiiq5L2FDLzhlnZCfDe+bJfQHMzMc jz/GgmlHbY+DXgpQ+xVcYVZM3UjlkNnZQXlHuq+PMfpLNukBOKVsKFhssRxjRam+s7Y3 y+DBeA1QcJhFbD8K+J4IbCGWwIoJGJZjqS+iGgrboIfs9mYSOjfwj9L6SukFYE1DU3i0 Y7bg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ejZamqiZ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483847; x=1736088647; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=eqMAf8XOGwz0nC4KDo0dc7JpvSS/Prg2ZDg0nWJWT2YMlTiJ2FURdOtbQ6sNo//GfU Y7vDXKS/o+FfQ2rCKYK/TiJQVnLJ2VuP8lBUE8YqxyptX08Dm547KQom5cGmuJ4adeeI ye4RA/tiZmnELUoODzpta4HXW4LhmSbTEoGzU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483847; x=1736088647; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=sTHu16KH75s7xdzwL+5JJCo5l1hy8P1MVcet1Dt/klU=; b=Hj1kloGH6azIKWJOoCRgP1dV5IU2+tLVzav5eQaDdo9Rs8f7TyZddAYoc87fOrmYzr bYqApidl8WwDXjBrmxP7WjE3Sn92uzhjKkxOsI62DSrVFlf4q3MbLUwooq3lcLNVA9HS mNj+qfTw8zZ1xXNqHoPEUTEi8sAeMIVPuyXNODx3d9MsRRILtfLBdyxNn6Zqp7uSLGYD Jb+02lkJ6XwdFKLHLJxqDoNfR7f2XA1Yoo3SEqhTJRE6lvzpLCLOgl7pDdaka5H9ZzPS TLhNbAqSc6pV9DLKeoqQsFCy8XMruG2kW3YV4Bldvgu43Ch55kXKcGTjwWzEspSajS4g psBg== X-Forwarded-Encrypted: i=2; AJvYcCXLwojquKF/FzqVU9mNz06/x6VWAvT4kYgkmepxSNCilkWrVonuMGI57MoEUrLcyUn6kR+toaO61atRaWK9@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyuRxOxJKGB/YP6DSNqn5+qCMDe9ek/GttrwWXMbpKkHz2lGZYy WRvJmEf0UqPq0HMDPdeI/kDr+sLVo5CWtY+PEps9S+lcPh8hQ0L0ttAaWHQrc7CWxQ== X-Google-Smtp-Source: AGHT+IFvJdJbp80PmIj9hSCJ2hLJZBIPad5aiV3HJ3Z/a9DY6m4F5ogPQhADmZjh/csNsSMDrGqiiA== X-Received: by 2002:a05:6402:270d:b0:5d2:73b0:81e8 with SMTP id 4fb4d7f45d1cf-5d81dd820admr27238949a12.9.1735483847549; Sun, 29 Dec 2024 06:50:47 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:f60b:0:b0:5d3:e99c:a4c9 with SMTP id 4fb4d7f45d1cf-5d89c30e331ls206382a12.1.-pod-prod-06-eu; Sun, 29 Dec 2024 06:50:45 -0800 (PST) X-Received: by 2002:a05:6402:2805:b0:5d3:e45d:ba7c with SMTP id 4fb4d7f45d1cf-5d81de02043mr26519651a12.29.1735483845474; Sun, 29 Dec 2024 06:50:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483845; cv=none; d=google.com; s=arc-20240605; b=j+gns1UJCZ8qpCNHXNtF92Z318w+vfFWXatDok6+JBR1k88/AUTfOgqeIGnaVi204h GiEVUZPrD34tignIhJYAgNFVRj0EBsExv6jLuk3p+HVgZXU5db6agcDS3NEPHFihmN6x lmluog474OY+BBlc78CZjw4GWtzsfpKAWyvD/BI283hCGlM3ygwAGJmVQO+JOuNxx12N WHmw2G0DmOLBb6c4RDVt5qt6OO9MzKjCejbuHmSVPk1WhkKM1PnVKvf+mzB+Vu/O+orj GeWzr9Fgbt4wrpbPzEB3q8lWeSdAS9uK1WapS8JUOzNS6vDEOIWjayS8MDQBnWvDKN95 igKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=JTseU8DWKtdHNNseUc2PJ1vcygpii+LlAX++fbmk+pc=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=ezvtNiraed7rQh6rdYYandU5esXLnwLbrkxlSIm1EYVXzaE6mrTO40ps0y2qfxVT+p 0ZFyGPYYqT2oYXQPNSmma6YOHq83xeXk0xMvcHu6rfQrIK3a80RWSLeD75uRidlE5j0v s6ynJM3kLtTNc7SxjzzySBc6YI5w3M2sCTAx6ZydV1P2Pn0UeihLZBO5J8JR1S1EUjlj 6H4jOAmLjoLyDBzQ55zjckUy4gHlQILYHJ4UWMYUK8lruJeZSqKU92UC7rCwAIxN2gpp BjJrnUvQuOR8fomd+oJ7l3qyipFVmR+9GgMvMfvC4u+wOdEOngSaXQzO4TuXtsPOlcXx wuEQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ejZamqiZ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0efdeb33sor750412566b.15.2024.12.29.06.50.45 for (Google Transport Security); Sun, 29 Dec 2024 06:50:45 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctIz1pQ4ioSFldDIECTcw62WJZR7mt4DF2qscESJJX1nNjeT2jY2HGnoLou/jU RxQHR1r1u5GiLzk1lDjd53b2GrfEoXeJzkv6SFuAegVgHcnpdDL7SNuL26TNV24oRVf+aIG0HyT Z1xM1qWHixST7PF/6M13i1LPsqamf/IuKAeqxQv4S5l2aK9CAVbyc52C9n9X7WTbA8sWIHB8Vhp p7XZf1rI4Yb1I+BPP/d6dGuJvXD3xQi9TGS8MwJDANxhHpE5IEQ2ttOfGn20y/7KI2e7CZjOa41 5hUhBn5CbK9uCu3ZlMbYMw== X-Received: by 2002:a17:907:6092:b0:aab:c35e:509b with SMTP id a640c23a62f3a-aac3378bee1mr2634088366b.55.1735483845025; Sun, 29 Dec 2024 06:50:45 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:44 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 08/18] arm64: dts: imx8mp: add anatop clocks Date: Sun, 29 Dec 2024 15:49:32 +0100 Message-ID: <20241229145027.3984542-9-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ejZamqiZ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index e0d3b8cba221..0b928e173f29 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -709,6 +709,8 @@ anatop: clock-controller@30360000 { compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop"; reg = <0x30360000 0x10000>; #clock-cells = <1>; + clocks = <&osc_32k>, <&osc_24m>; + clock-names = "osc_32k", "osc_24m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 29 14:49:33 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3774 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 205823F174 for ; Sun, 29 Dec 2024 15:50:49 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d3dbddb891sf1397174a12.0 for ; Sun, 29 Dec 2024 06:50:49 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483849; cv=pass; d=google.com; s=arc-20240605; b=I7K+8dETiP3mNC1QV98nVaUXvjcVuImHeFlkJkZrTrbFauen20lEUd8uCzD9E+IAAW l8t3a5J/0zoVaEsD/mhjrnYh5FGLxK9lMXEIM6NBMF5N2L6Z4WQoW1g4C9JBispd3lii cP7LvjRzthT5nbxAoyEq1Y1s8o/pIsqLTGraY+jy1HwQOFUAB/6z9z3yrhFPNi5Idcx2 rxCEm5OBv1bicIxFLhh/lx36tY73RhIcVmwYpq3WnFv9ud8FtPpsFtpOyQiIA49zC9ic IU9Ex/GSTh/4zH3ybHr/vl0I6oiWOdVMS3ea6TnfZP4aBvirrrhkotagYQn8Gg01ofbW 0qeA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; fh=/+KbEZ20HGboJsESB3kWI0ZORlpxJ7TRnhC3LxDWnF0=; b=a+UmgbsYpOPKBA0+6Dny28xhPPZPXSP/kkhxEY2Ejl50L5IwzUagAwSSez4+Eth08j rQ0uDPGvXJqFMLH80tD8u9lGOnfmwEfO8R5Ea3gKQPhy1RfnBhVYyzE6X1qqrIr4NNdp oOREVKeV1ffmE46bfic6ZVIDkD++BUA4kCq7ZFQKswkzypHjX7bqBE71WGadzvJEUlHI HV2rFuGRN+ALW9mVU3e71+cQO1owvJzsCXzTa5+ZiqIgnJHqtmPppmKgm8DD7oJJDFXT 775Sbe/o3ZYD485f0m8zhONNoGC34pm1sUU1VXNlmqz1oAZXvDgjivkQPH1tKvuGS8l4 fE+Q==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mmFnrgUl; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483849; x=1736088649; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=Yy9ZBT8dMPvQMC50SWslE8AqeKPmdf9lSYX6PdIxyUotTVts+wNZyOlS+7qVFw+Hmw dpqJVfw+GJ+STJ9J8dOgSnkctRZebaBP+cw9gWWBa4VaVtRnCJwQTqUIgtnsiuuJHDH6 gkCTDpRXO4pQqlFc8Y/ZPPgmF5A9dKTRlODCk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483849; x=1736088649; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vU6cRCpmGZljENR9n4kDiRuaDVdX4jR+xdJdKJMdVUY=; b=usPL2ua5/MTxEKCEBqMfEvXLVphZWMcvRnMp4FVCKl5/jlxh1C3GiwGhjyJWAGHL2l WHmirERzhrKrcyTATW3m+5J6rwFRA4eOnytRKynvOjGKmXHGB8z0sMJv3lRtWUZftglk tGP8ITavibAkLl9oHb2z0YFn0w8qHulTL9bm3WHl6bi+AMB8o5vrRtDfz45av1dlRASX ZzMnxhRsw2s08n8ckTipGiwp7fVzIU5VEwUrnT50i3mXNRBpX2+9MyUC4iLTzquosbtA osP3vKLjBbiIC9xG8DlDNePkaLx/vL9ET49pFhyQUfdqdqzhu5tcQij8yF4e9Z4sW8QO 4AIA== X-Forwarded-Encrypted: i=2; AJvYcCVTlWzcAHh7R4RT3mGVfPdHbA3JdnhMKpsGSF4wkLq4tIFR79X7FK//9yvCQIV47MZc6XfJkaYL7sinELIP@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyKAns7QaAWWLZ+dfd5VN/8zpo3MIjdAdC86eZs8m6dZgV+QBta xgthKgOeBeGoMsqD4tFJ1hvl7BS+9sw1HZ847OruptOtozj8ez6ywfESEBvQp0EtUA== X-Google-Smtp-Source: AGHT+IGCU68EGATg/n0fn5r7xsBWqr96O2MDPJcLHL1VHu+Db6VtYByX1ZPXsrWYHIcoj1IsMyUSaw== X-Received: by 2002:a05:6402:3216:b0:5d0:ece3:158a with SMTP id 4fb4d7f45d1cf-5d802389081mr31806053a12.3.1735483848779; Sun, 29 Dec 2024 06:50:48 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:d6d4:0:b0:5d0:b1e8:b0c3 with SMTP id 4fb4d7f45d1cf-5d8c62e4a72ls335401a12.0.-pod-prod-00-eu; Sun, 29 Dec 2024 06:50:47 -0800 (PST) X-Received: by 2002:a17:907:9615:b0:a9a:6c41:50a8 with SMTP id a640c23a62f3a-aac08155183mr3037065266b.17.1735483846960; Sun, 29 Dec 2024 06:50:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483846; cv=none; d=google.com; s=arc-20240605; b=ImErnJCxbTaZa/7EtrnDzZJubWCidYgfpfyYBnovk3ejtMFCukP/8FEnpROOkgdB1f sA/nkqgDe5VZhMvEyAUzc69qY3qw1iu8WX2ebSn3TN8LCn9dMGYunHxr9ZmCjXA0aOa9 k+JOQs8lDVYO7sqc0q3dUg429eGZISxnPAq5masot5CQvVPEB1vULrlcyeBa5bPTN+CY wQmj16bct3mGXt3IIYRWByr6TLxu+e0BY/8sICIsOzQ9iv55u+zaeAeebJPpjxWhJN94 JAnhVbFj/xgJ3z9N5HqWibfJt92mWg/QSIBkXRCJehTpIczK8Y45tM3Zf55d1vCpODVl BXZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=BHj8xJJDjB/nn7+FV+WNgNcGZHPneQlK/63TZumKERk=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=lK+VU90Wao9zX/4KYo1CvAENVi4xd0Rgm/6XEsFVY7njwhEgWj1+ElVM1PZoiGh8qZ 9XW30hIYkfhNRkn+sn4gKUNXnxWXVvBPs/B8YB/fuQlycrvUajmxNMGUH3WbsRH5OPDk 7VDFXls+VFMiP27hEDbhbc+VozF8IvEHa/sYLBReky/ryZyKhCq8LNqDW42Fd31lscwy 8OSpm8S41RBiZYOYuM99KkwRbE38U0yQjc9JJFpbltTZgDqe8G+9VrRLv/lGlYrtzMK2 4dIRBnKBB/gtTTZaa+zn/f8uAlWqeepuGGwAKoSTaS7ceM+SE+dQY8yq6gzjrVhe/5cb PE0w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mmFnrgUl; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eead8fesor623035266b.4.2024.12.29.06.50.46 for (Google Transport Security); Sun, 29 Dec 2024 06:50:46 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGnctPpGK8kaY1jzPIwtkxYG/0WT8YTBv3FrAG9/Gxo4ENDU0OVyKb5HKZhBsBOfc /fPSUBUJkERyTaCYcSyq7rWtKCCXKJP2iUkNmJq4Fhi6swmAzyZnCwwLnYOUba+WoeM2sgkdOTZ YIj4A7Jl6Rtr7l7iC+UFDA9aPbiU7NsOc/4T30uSbIPjajrmRnaFEp4D4XGi5xF9w/A2euSPvdG srZWOQN+eas6lQ/oUYw9G1il9DGA3bT4dS1gL0Sd22u1oy/9KYPSXukVOy7WFRW5W+7kGJm5afR uWJyXQx50Dl4X4undmR72Q== X-Received: by 2002:a17:907:9482:b0:aa6:8096:2049 with SMTP id a640c23a62f3a-aac3350c059mr2950970366b.13.1735483846571; Sun, 29 Dec 2024 06:50:46 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:46 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 09/18] arm64: dts: imx8mq: add anatop clocks Date: Sun, 29 Dec 2024 15:49:33 +0100 Message-ID: <20241229145027.3984542-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=mmFnrgUl; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add clocks to anatop node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index d51de8d899b2..1d1424a136f0 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -817,6 +817,8 @@ anatop: clock-controller@30360000 { reg = <0x30360000 0x10000>; interrupts = ; #clock-cells = <1>; + clocks = <&ckil>, <&osc_25m>, <&osc_27m>; + clock-names = "ckil", "osc_25m", "osc_27m"; }; snvs: snvs@30370000 { From patchwork Sun Dec 29 14:49:34 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3775 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id BCE6D3F174 for ; Sun, 29 Dec 2024 15:50:50 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d401852efcsf2113860a12.2 for ; Sun, 29 Dec 2024 06:50:50 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483850; cv=pass; d=google.com; s=arc-20240605; b=QBqD5ndWW22h8ziy9qotuAO0RlBZIirj+TIp5ZY2iGgc84xQuNAoJO/3C9U3U39ckk 4GoRtwl+nE8Ik3fTLwaufiZj+Z+C1hUgqT7eJw2iGYcok4eNirwanW9sENL4NZaTRUpa X/WCd86u/aiYdVKbA1TIl01ER3B83v9ICMARv2VU2ImUXzrp4VYPf8jyVgWmPih/efYh 0QHMd+lk3QLsOWiyUNBIZLbjKSTf+htsELRWMvGBHW8gq+RbNVqo6IlV2y3HGrpYiYUe yhmiD9qbKHAlXRLmcrkHGP6VwBO38NNYR8BklQU4i9YPY8v6Y/vt6wVA+txPbTT24b7x Zucg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=4qm7v1Sqd+/QOvs8Buuub8VboolYTFhtWq0iKyij33o=; fh=KlKhP6aJn9EeWD0cbiVfG/D3I+RsyQmZSveGLttC8Nc=; b=c6mIMCSFnmO8dWRvxsP1n1rETxqG6QJH+oYP6+mFuItnSiHRSk3gS18JENUNiTXXPA d2ONdsIgw/EbRxIzwgwKM+UR8ZqVHUOy7xyoY2l051UcV2IKdSGHRmTcTvF33ERHqvam lfgtUmTcMhFQiyESLi1s6jZ8YunzwTTJBTKLXMJR/4sueztqM2z7N5/iohAtKTFPQ2TQ 24aeKqogoNC8Vkd8Z+K+umz1UjxKRjqoAjN6fEZY1iZtbsA3/wtv7xxxt4Pfqnfx7VIG KHRYiZbWrP3NCCXEj5qUoObdL5QZsmQsJPvRsUsSFJ3Vlg8q8goF+IAq28euF/1rR+SF p3NQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=b+97rXzz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483850; x=1736088650; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=4qm7v1Sqd+/QOvs8Buuub8VboolYTFhtWq0iKyij33o=; b=FPYpmGSxwZbFz3dIzmJwYi9TPij+xogJy2VAsafnujTnsdqf996r9RsWKXsnfhW4xK wMg/vqg0aAMlbveh3d7QLjL1punEpeAgRQGP3odmlSA8KLlRgZESwASGXY7/TXhZYIOG AZ3JfuI6dGRd8X0cFb2kYYrXxS2SAqGZbe+/8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483850; x=1736088650; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=4qm7v1Sqd+/QOvs8Buuub8VboolYTFhtWq0iKyij33o=; b=vz1e6XS1zu1p28wSAT6XOe7g0UsKeo8BA+nTQbJaFtgKIYnTu2UFUtm1kaCCK2Q9fd 8IodjIpLl60+CTxMed801P6PhG2KHU1PCySXuYU/NoP1SSTvz3C83GURtnPriXPUcMOA CkQEM+sxTextirWFB+4zM5iswi9vOf6/dF6mmJ+N0deykzJmxtgslQegWbC4gEThEoQ1 l/EVA6s+wGHTWIxPVAzL6pNwGoGgvOJXngDEz+3yscGK2aWUuuYxhSl8HZqVBnQPhCs/ mLYWbePV7og9TKSHhbgLIzB8rv92+udi88tUPznUDwAqP1yoxwzNJWX9TMy8/Z6NFcdF +DAw== X-Forwarded-Encrypted: i=2; AJvYcCWvzhBo+CPoLtU8aZl2H18Bvbv31pC1Iz3oTvBsl+4MWlxURCq9bv3Tkcm8l0z54eY7uj5VvSK2tp5xM63B@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyfHr7PEEwECnN8OYMSC/qh/scN6Vde+UR+AXnh70FMEp63lw63 s2TaxEXt47NhmLhq9fiCojRnz8hnY3V2FH6WlKepVEwAXx44Iw3gDS1KBbjseb9kng== X-Google-Smtp-Source: AGHT+IHRBSdXv4+/tBWmNa17+NWKlujuVwq7e4Us3Jx+LBYRbZIztrdU4HHqJWZ38yV/CqMSLAMr7A== X-Received: by 2002:a05:6402:43ce:b0:5d3:ec6e:64bf with SMTP id 4fb4d7f45d1cf-5d81de2dc4amr29800989a12.34.1735483850447; Sun, 29 Dec 2024 06:50:50 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:ba83:0:b0:5d3:ce70:f22c with SMTP id 4fb4d7f45d1cf-5d86f3f224els358212a12.1.-pod-prod-04-eu; Sun, 29 Dec 2024 06:50:48 -0800 (PST) X-Received: by 2002:a17:907:96a0:b0:aa6:7feb:193f with SMTP id a640c23a62f3a-aac2ad81a25mr3181093666b.20.1735483848479; Sun, 29 Dec 2024 06:50:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483848; cv=none; d=google.com; s=arc-20240605; b=De69av7J+npqzdLeioUmMuBZPVmyv/a5GQL81/kw2nrkI7/8PdZ+UH25hn++qEw30W SQEuqkWXEV7eUP3JgzNE/46thnmNzPsIAP1VVnzI+vG2/9Yr4R0X4zVQPpe54aAt2WA+ iSQLA/eJ6ZDX4UEH2r4Oud1Qq50if02AGEr1HzlPQPvamEmHGcwgwKZfv+M1JjCrs1Iy 2lspfi+0NkOzdePIDGjidSWwcaWdIrTHWlEUAhkc7/Oh3uPFrkAopu/O2atGrq9jeCpr +jjDZuSulKfjprLMWaRQjCcl0wspks8GVySlIdg1W+ZG3pz/tV39d/S+0PQdYNs0Ds5j aZQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=CHfQ/VeJmhz8wn8A9KlfaIopMLyJVISWJA2tyBqE4w0=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=HUjwbUGhllSHYGCBkSeOHF5yw+HwNy1LGOEAKTEAsqV/LS+HSsHjBt6Yi2BalYrgJ6 WY38/zP08O4uLOE7wIPA2i6yeebHXuGMab1FO9LbC6NBbij0R5tPeRqjteLPCAwJELGK J2oXDqi4JN2Ko81piPBzgjGxziuO3nws1WY9eUC7o3V79kB+h1ZmYPTue1Jd7sNHbgBh 5EBLf242Ad/ZEH978yLyAeTYqXFfucY+DqxeBbIJLnXEkLGp/uXRzuEy4qATPJk2MGAA UDx2VVspMSQwu9GZhaa6jw8yxXPgPm2DHU/zbfBl6kQSRbTKYcqV2p0yV634owHFFY+6 bmPQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=b+97rXzz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0eae5d8asor760420766b.10.2024.12.29.06.50.48 for (Google Transport Security); Sun, 29 Dec 2024 06:50:48 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncurPplvEaqA0i5eaaa5XlgcMq2iHaDrwZMs4r155JFuuFazl2xmRVRL8iMa4pP ea0dIcR4OeKvhQOGM0oQxVveFqEDYjGnyoNpk/SIeqWutyP5zrWNmt2m149Qzb256Dt9I+N7lea dzV+ZVgtMvWgq85T4iJUdrp5ic2UETBFlE6wN6hbF5MGcivlZBNZk9kR1i0LtCHkP6K0sJkNpck 7xirmR1ew6Zf8mJ3/obMCz9evqJpdreqmkqAd7YwhULy0DOt8A8EPcs/G7A6EjRiDB2wLX+tPtX jX1cXlioy14XZ9ghhXk+hQ== X-Received: by 2002:a17:907:96a0:b0:aa6:7feb:193f with SMTP id a640c23a62f3a-aac2ad81a25mr3181092166b.20.1735483848082; Sun, 29 Dec 2024 06:50:48 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:47 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 10/18] clk: imx: add hw API imx_anatop_get_clk_hw Date: Sun, 29 Dec 2024 15:49:34 +0100 Message-ID: <20241229145027.3984542-11-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=b+97rXzz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Get the hw of a clock registered by the anatop module. This function is preparatory for future developments. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- (no changes since v7) Changes in v7: - Add device_node type parameter to imx8m_anatop_get_clk_hw() - Rename imx8m_anatop_get_clk_hw() to imx_anatop_get_clk_hw() - Drop the gaurding macros so the code can be used also by i.MX9 Changes in v5: - Consider CONFIG_CLK_IMX8M{M,N,P,Q}_MODULE to fix compilation errors Changes in v4: - New drivers/clk/imx/clk.c | 15 +++++++++++++++ drivers/clk/imx/clk.h | 2 ++ 2 files changed, 17 insertions(+) diff --git a/drivers/clk/imx/clk.c b/drivers/clk/imx/clk.c index df83bd939492..a906d3cd960b 100644 --- a/drivers/clk/imx/clk.c +++ b/drivers/clk/imx/clk.c @@ -128,6 +128,21 @@ struct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name) } EXPORT_SYMBOL_GPL(imx_get_clk_hw_by_name); +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id) +{ + struct of_phandle_args args; + struct clk_hw *hw; + + args.np = np; + args.args_count = 1; + args.args[0] = id; + + hw = __clk_get_hw(of_clk_get_from_provider(&args)); + pr_debug("%s: got clk: %s\n", __func__, clk_hw_get_name(hw)); + return hw; +} +EXPORT_SYMBOL_GPL(imx_anatop_get_clk_hw); + /* * This fixups the register CCM_CSCMR1 write value. * The write/read/divider values of the aclk_podf field diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index aa5202f284f3..50e407cf48d9 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -487,4 +487,6 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, u32 reg, const char **parent_names, u8 num_parents, const u32 *mux_table, u32 mask); +struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); + #endif From patchwork Sun Dec 29 14:49:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3776 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 83E8C3F174 for ; Sun, 29 Dec 2024 15:50:53 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d3d9d6293fsf7442481a12.0 for ; Sun, 29 Dec 2024 06:50:53 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483853; cv=pass; d=google.com; s=arc-20240605; b=X4hX8RKNTmTM6Prh/lcCeQk5OvMnhtTdg4eQ1RHze9zOriTj823g0W5Cdz/dt64kOe UPhm/sRt2JpbchtSEuSdOkE2QeAVSKRzGs57iPzkXS7Z63gZjD8t2SrS3jQS7+dQvp/R Bo3ShIuDVIEgyGvQ5Hh38IMpUrqf7uy0LbcZ4N41BEXcPWqaHmkDXGv6/zNf1CyIScxK FPxTE94+keTGCGNmrrqHJoAsnpyHwInhqL8lo6S1T0Nl2TybPnVhN6NoLeX3iAa/kIDo Z5xprzd7C3w+4x/BVh+ct6Nk/49ljwVgFDCHFXPzCIVKlpPZ1Vnhd39w2wRrP2mS3MFO 7bGw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=MUNfF2Akr9AxwzL14M2Z5uk2GGep0amXICE4iPmqxX4=; fh=iCINwU3sQgsXFOGxqtEbhaiZtwbCfUZDauvlDhdG9CQ=; b=lVwmb84EbQybUhg9UUaAT873qy7of+Ql3hdJJU7vDAmPpJziTo1u8vWis0bxHi8ZuL Bs4ZRcQQjgr1WDQirE+9ze2eZloJb0i5wUgvf9FBnAG+mHPIOv5+9p3Vr2vNXrDLk1io Z933oxckJd4yhFk+yzVRrY6QszRrkdofMpguVK+4L0C+TB/hH+hg48Oa7IOBgHRGIH/a ormatTi1SRotiBTvOpOImUI1sVw+EtlC575qsGIRbDXhR27VGbCoZP3mp9yuJnohzvLy 3uULyNJUel0ROcXdxgK0b3vO9vYQYXjRRZ8VnKL8ovaW9BKTh/FXdWfsVBeHRClsA6C2 Xc/g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jrUIbWtz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483853; x=1736088653; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=MUNfF2Akr9AxwzL14M2Z5uk2GGep0amXICE4iPmqxX4=; b=Foje7R7ZEBW67HBtVGnFXoPyphZ/U/KohsA16TUoNS3GTOvUsUIT2ma289ywZ3prEK Y8FF9oYx9bKi125cNaHBJw6xWXOAtXUtnjHZpDfm1d4U/RjB37xYaMUfdEh4jzXWbRIj obsVOXS+Pqqicm97UUzRiV78lQcI781NzP9g8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483853; x=1736088653; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MUNfF2Akr9AxwzL14M2Z5uk2GGep0amXICE4iPmqxX4=; b=lxsl3WonVUdLJMosmAKcaKupFOXLMO8If8jTLvS0QXby0X8f4IzuTROQPrjeVrNt64 53pUMQH50cW4OwIOSlnvuqp54WYYBZ9ux2K89+bg4W5fmzy9evuCULctl6zZoTQkrFVv KTow1lCb77jtk4GvZMb8/9rMvokZYgCE06InUme0ZcSaEdZmMgc9N34Yfz1M79y0QY6l QXVZtibY9HWWEB1NHiT1MwULosg3eYz+SJUFkpsI7WlpLH8G4Z3R86Dcg8r8t7bt0ZyT 1wbkRW3iATepZLEVuo7FqPbNzuGa0XBtNo9GKkL3Lpxx4/YAzitPr6dVUbLQ9Fasd9xp cNPw== X-Forwarded-Encrypted: i=2; AJvYcCWLqNz9NDhWWI4Il3vaKmJp2fohIRQLDo48JsKJLO5JwVT7Z/MDtDb5lyfEk5RLtTZWDqa6C58YoeMFFU8W@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyoMl+pt74zCL/Q6vJ1M0OQ+SSPwrDK0PlZOQbuJxzE/8+uvSQU DKYoE4TrVSWGb6GU5byZwaCSS1PMxLukq7IyhS1Eag7jqPsKJuVyT79WsuB3K9QJtw== X-Google-Smtp-Source: AGHT+IEjgl69f3yBtDrki9lSwSiMYh59Ifvo7HNxh8o8X8hw9yyoZIIn0coMPtsDKROgoE02baPomA== X-Received: by 2002:a05:6402:2813:b0:5d3:d7ae:a893 with SMTP id 4fb4d7f45d1cf-5d81de23133mr29254087a12.25.1735483852517; Sun, 29 Dec 2024 06:50:52 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:c18a:0:b0:5d3:ce70:f22f with SMTP id 4fb4d7f45d1cf-5d8b136e970ls135400a12.2.-pod-prod-07-eu; Sun, 29 Dec 2024 06:50:51 -0800 (PST) X-Received: by 2002:a17:907:96a7:b0:aa6:3223:19e6 with SMTP id a640c23a62f3a-aac345fabc9mr2536600166b.60.1735483850796; Sun, 29 Dec 2024 06:50:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483850; cv=none; d=google.com; s=arc-20240605; b=LvluVcdspH231kGstMeUFck8HZUzbmmdA7Ytw9BSoLfPl2Wxor5Vda3+9DfqEz5e/x Vtxz+kpSO+nDgdb9k8Lp2fgK8KJ8WnbzLW05xEGjQ6RDFtNpEYtyViQk5Wh9gXnPVRB6 9NBI4Kp81N3tVTpWpwmQetd0LtR9Aj0uYx3juihC46G3/hlR+gL4cF/fvPX3ywI/ndFe vFsIaeNlBAZHqdgP/EMejLlVMaxz7WPEUo0FNtG4Ofd+gwBD+MmaFPKaOcJ5GV4qKPIi uLkUFlbViG45c09GVjHYtMVXFAb55jPpClEr9EgGFC/qkbY+ZcKMQdHHnokuxmNPQZdv w/Bg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=R3M2Twd4RPp+D4raQf7zz0xs4A+eb54+adCLPeXEQO4=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=OCjYSpZiL4Y8jhonjtnYul+DVfVSo/VSHCj9UpcuvEwE885/yGGVGLJ7lMtZ1bBXZd QYxkw2fGMB2SNtM4H7/HInVdGmY3kGd6IfLY57L5UkGzCGFWfblfk0mjvwgGvkw1BzDr DvXBlPkmiOTrisGBn4JV6Yk7vlwlWiZYpeKdubn8S9f+b3nPiptkTFsTFItgpTG3ma8A 2Nd967h0n0tckHr6idpbhE0m/Yo+iJuqITFrgHAmGF/SNrmNO0S41+CUNQtxUcHYIUv5 ROFZwavoH1UvtM3fl1ou8NWUM6iNDLS3HPK7ccxiSCqdJmpkkU55W/H8eqzRYgLCfReC LRFQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jrUIbWtz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef87e45sor647422366b.18.2024.12.29.06.50.50 for (Google Transport Security); Sun, 29 Dec 2024 06:50:50 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncthCdqIKnpiMJHaSVKweL1FJcRtra+h9u7Z5xDPggxSJ47vlDSShM31Zl6eHMV f8G37cxvG93DKZEz+STJ95I2o4DOaNb6DJqtohc5JnJGIjTglvWpbi9xRcD7SEeCCx3i8y8zqJ9 vkuIS22wUFMPReJlsOMoxAiEvCAOor1XUmJPAVUTmQh4yz00SrJhZ5319v+4hNRkXhUTPwwqwXO bSHWserzIH5M8ZQ40HLPawOtY4z2IKB2PK4q2fIoikOCz/U2PlZlTbBErzQ+nYrzMjKsJB1esM1 okD7k8nrxmihh86etYjzVg== X-Received: by 2002:a17:906:d54f:b0:aac:622:8f6 with SMTP id a640c23a62f3a-aac3342d0c5mr2662720066b.17.1735483849746; Sun, 29 Dec 2024 06:50:49 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:49 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 11/18] clk: imx: add support for i.MX8MN anatop clock driver Date: Sun, 29 Dec 2024 15:49:35 +0100 Message-ID: <20241229145027.3984542-12-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=jrUIbWtz; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Support NXP i.MX8M anatop PLL module which generates PLLs to CCM root. By doing so, we also simplify the CCM driver code. The changes are backward compatible. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- Changes in v8: - Drop call of of_parse_phandle() to get the anatop's device node. Changes in v7: - Update the code based on the changes made to the imx8m_anatop_get_clk_hw(): - Rename imx8m_anatop_get_clk_hw to imx_anatop_get_clk_hw - Add device_node type parameter - Call of_parse_phandle() to get the anatop's device node. Changes in v6: - Define IMX8MN_ANATOP_CLK_END inside the driver after it has ben removed from include/dt-bindings/clock/imx8mn-clock.h. Changes in v4: - New drivers/clk/imx/Makefile | 2 +- drivers/clk/imx/clk-imx8mn-anatop.c | 283 ++++++++++++++++++++++++++++ drivers/clk/imx/clk-imx8mn.c | 183 ++++++++---------- 3 files changed, 364 insertions(+), 104 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 03f2b2a1ab63..f0f1d01c68f8 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -26,7 +26,7 @@ mxc-clk-objs += clk-gpr-mux.o obj-$(CONFIG_MXC_CLK) += mxc-clk.o obj-$(CONFIG_CLK_IMX8MM) += clk-imx8mm.o -obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn.o +obj-$(CONFIG_CLK_IMX8MN) += clk-imx8mn-anatop.o clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) += clk-imx8mp.o clk-imx8mp-audiomix.o obj-$(CONFIG_CLK_IMX8MQ) += clk-imx8mq.o diff --git a/drivers/clk/imx/clk-imx8mn-anatop.c b/drivers/clk/imx/clk-imx8mn-anatop.c new file mode 100644 index 000000000000..895569d886f4 --- /dev/null +++ b/drivers/clk/imx/clk-imx8mn-anatop.c @@ -0,0 +1,283 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * clk-imx8mn-anatop.c - NXP i.MX8MN anatop clock driver + * + * Copyright (c) 2024 Dario Binacchi + */ + +#include + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define IMX8MN_ANATOP_CLK_END IMX8MN_ANATOP_CLK_CLKOUT2 + +static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; +static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; +static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; +static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; +static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; +static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; +static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; +static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; +static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; +static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", + "dummy", "dummy", "gpu_pll_out", "dummy", + "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", + "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **hws; + +static int imx8mn_anatop_clocks_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct device_node *np = dev->of_node; + void __iomem *base; + int ret; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) { + dev_err(dev, "failed to get base address\n"); + return PTR_ERR(base); + } + + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, + IMX8MN_ANATOP_CLK_END), + GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num = IMX8MN_ANATOP_CLK_END; + hws = clk_hw_data->hws; + + hws[IMX8MN_ANATOP_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); + hws[IMX8MN_ANATOP_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + hws[IMX8MN_ANATOP_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); + + hws[IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL] = + imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL] = + imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_VIDEO_PLL_REF_SEL] = + imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_DRAM_PLL_REF_SEL] = + imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_GPU_PLL_REF_SEL] = + imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL] = + imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_ARM_PLL_REF_SEL] = + imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + hws[IMX8MN_ANATOP_SYS_PLL3_REF_SEL] = + imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, + pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); + + hws[IMX8MN_ANATOP_AUDIO_PLL1] = + imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", + base, &imx_1443x_pll); + hws[IMX8MN_ANATOP_AUDIO_PLL2] = + imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", + base + 0x14, &imx_1443x_pll); + hws[IMX8MN_ANATOP_VIDEO_PLL] = + imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", + base + 0x28, &imx_1443x_pll); + hws[IMX8MN_ANATOP_DRAM_PLL] = + imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, + &imx_1443x_dram_pll); + hws[IMX8MN_ANATOP_GPU_PLL] = + imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_M7_ALT_PLL] = + imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", + base + 0x74, &imx_1416x_pll); + hws[IMX8MN_ANATOP_ARM_PLL] = + imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, + &imx_1416x_pll); + hws[IMX8MN_ANATOP_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); + hws[IMX8MN_ANATOP_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); + hws[IMX8MN_ANATOP_SYS_PLL3] = + imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, + &imx_1416x_pll); + + /* PLL bypass out */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_BYPASS] = + imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, + audio_pll1_bypass_sels, + ARRAY_SIZE(audio_pll1_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_AUDIO_PLL2_BYPASS] = + imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, + audio_pll2_bypass_sels, + ARRAY_SIZE(audio_pll2_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_VIDEO_PLL_BYPASS] = + imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, + video_pll_bypass_sels, + ARRAY_SIZE(video_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_DRAM_PLL_BYPASS] = + imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, + dram_pll_bypass_sels, + ARRAY_SIZE(dram_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_GPU_PLL_BYPASS] = + imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, + gpu_pll_bypass_sels, + ARRAY_SIZE(gpu_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_M7_ALT_PLL_BYPASS] = + imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, + m7_alt_pll_bypass_sels, + ARRAY_SIZE(m7_alt_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_ARM_PLL_BYPASS] = + imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, + arm_pll_bypass_sels, + ARRAY_SIZE(arm_pll_bypass_sels), + CLK_SET_RATE_PARENT); + hws[IMX8MN_ANATOP_SYS_PLL3_BYPASS] = + imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, + sys_pll3_bypass_sels, + ARRAY_SIZE(sys_pll3_bypass_sels), + CLK_SET_RATE_PARENT); + + /* PLL out gate */ + hws[IMX8MN_ANATOP_AUDIO_PLL1_OUT] = + imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", + base, 13); + hws[IMX8MN_ANATOP_AUDIO_PLL2_OUT] = + imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", + base + 0x14, 13); + hws[IMX8MN_ANATOP_VIDEO_PLL_OUT] = + imx_clk_hw_gate("video_pll_out", "video_pll_bypass", + base + 0x28, 13); + hws[IMX8MN_ANATOP_DRAM_PLL_OUT] = + imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", + base + 0x50, 13); + hws[IMX8MN_ANATOP_GPU_PLL_OUT] = + imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", + base + 0x64, 11); + hws[IMX8MN_ANATOP_M7_ALT_PLL_OUT] = + imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", + base + 0x74, 11); + hws[IMX8MN_ANATOP_ARM_PLL_OUT] = + imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", + base + 0x84, 11); + hws[IMX8MN_ANATOP_SYS_PLL3_OUT] = + imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", + base + 0x114, 11); + + /* SYS PLL1 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL1_OUT] = + imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); + hws[IMX8MN_ANATOP_SYS_PLL1_40M] = + imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL1_80M] = + imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL1_100M] = + imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL1_133M] = + imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL1_160M] = + imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL1_200M] = + imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL1_266M] = + imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL1_400M] = + imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL1_800M] = + imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + + /* SYS PLL2 fixed output */ + hws[IMX8MN_ANATOP_SYS_PLL2_OUT] = + imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); + hws[IMX8MN_ANATOP_SYS_PLL2_50M] = + imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); + hws[IMX8MN_ANATOP_SYS_PLL2_100M] = + imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); + hws[IMX8MN_ANATOP_SYS_PLL2_125M] = + imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); + hws[IMX8MN_ANATOP_SYS_PLL2_166M] = + imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); + hws[IMX8MN_ANATOP_SYS_PLL2_200M] = + imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); + hws[IMX8MN_ANATOP_SYS_PLL2_250M] = + imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); + hws[IMX8MN_ANATOP_SYS_PLL2_333M] = + imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); + hws[IMX8MN_ANATOP_SYS_PLL2_500M] = + imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); + hws[IMX8MN_ANATOP_SYS_PLL2_1000M] = + imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); + + hws[IMX8MN_ANATOP_CLK_CLKOUT1_SEL] = + imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT1_DIV] = + imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, + 0, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT1] = + imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_SEL] = + imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, + clkout_sels, ARRAY_SIZE(clkout_sels)); + hws[IMX8MN_ANATOP_CLK_CLKOUT2_DIV] = + imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, + 16, 4); + hws[IMX8MN_ANATOP_CLK_CLKOUT2] = + imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); + + imx_check_clk_hws(hws, IMX8MN_ANATOP_CLK_END); + + ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + imx_unregister_hw_clocks(hws, IMX8MN_ANATOP_CLK_END); + return dev_err_probe(dev, ret, + "failed to register anatop clock provider\n"); + } + + dev_info(dev, "NXP i.MX8MN anatop clock driver probed\n"); + return 0; +} + +static const struct of_device_id imx8mn_anatop_clk_of_match[] = { + { .compatible = "fsl,imx8mn-anatop" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx8mn_anatop_clk_of_match); + +static struct platform_driver imx8mn_anatop_clk_driver = { + .probe = imx8mn_anatop_clocks_probe, + .driver = { + .name = "imx8mn-anatop", + /* + * Disable bind attributes: clocks are not removed and + * reloading the driver will crash or break devices. + */ + .suppress_bind_attrs = true, + .of_match_table = imx8mn_anatop_clk_of_match, + }, +}; + +module_platform_driver(imx8mn_anatop_clk_driver); + +MODULE_AUTHOR("Dario Binacchi "); +MODULE_DESCRIPTION("NXP i.MX8MN anatop clock driver"); +MODULE_LICENSE("GPL"); diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index ab77e148e70c..c3a3d063d58e 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -24,16 +24,6 @@ static u32 share_count_disp; static u32 share_count_pdm; static u32 share_count_nand; -static const char * const pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", }; -static const char * const audio_pll1_bypass_sels[] = {"audio_pll1", "audio_pll1_ref_sel", }; -static const char * const audio_pll2_bypass_sels[] = {"audio_pll2", "audio_pll2_ref_sel", }; -static const char * const video_pll_bypass_sels[] = {"video_pll", "video_pll_ref_sel", }; -static const char * const dram_pll_bypass_sels[] = {"dram_pll", "dram_pll_ref_sel", }; -static const char * const gpu_pll_bypass_sels[] = {"gpu_pll", "gpu_pll_ref_sel", }; -static const char * const m7_alt_pll_bypass_sels[] = {"m7_alt_pll", "m7_alt_pll_ref_sel", }; -static const char * const arm_pll_bypass_sels[] = {"arm_pll", "arm_pll_ref_sel", }; -static const char * const sys_pll3_bypass_sels[] = {"sys_pll3", "sys_pll3_ref_sel", }; - static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pll2_500m", "sys_pll2_1000m", "sys_pll1_800m", "sys_pll1_400m", "audio_pll1_out", "sys_pll3_out", }; @@ -308,21 +298,20 @@ static const char * const imx8mn_clko2_sels[] = {"osc_24m", "sys_pll2_200m", "sy "sys_pll2_166m", "sys_pll3_out", "audio_pll1_out", "video_pll_out", "osc_32k", }; -static const char * const clkout_sels[] = {"audio_pll1_out", "audio_pll2_out", "video_pll_out", - "dummy", "dummy", "gpu_pll_out", "dummy", - "arm_pll_out", "sys_pll1", "sys_pll2", "sys_pll3", - "dummy", "dummy", "osc_24m", "dummy", "osc_32k"}; - static struct clk_hw_onecell_data *clk_hw_data; static struct clk_hw **hws; static int imx8mn_clocks_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; - struct device_node *np = dev->of_node; + struct device_node *np = dev->of_node, *anp; void __iomem *base; int ret; + base = devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + clk_hw_data = devm_kzalloc(dev, struct_size(clk_hw_data, hws, IMX8MN_CLK_END), GFP_KERNEL); if (WARN_ON(!clk_hw_data)) @@ -331,99 +320,90 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) clk_hw_data->num = IMX8MN_CLK_END; hws = clk_hw_data->hws; - hws[IMX8MN_CLK_DUMMY] = imx_clk_hw_fixed("dummy", 0); - hws[IMX8MN_CLK_24M] = imx_get_clk_hw_by_name(np, "osc_24m"); - hws[IMX8MN_CLK_32K] = imx_get_clk_hw_by_name(np, "osc_32k"); + anp = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); + if (!anp) + return dev_err_probe(dev, -ENODEV, "missing anatop\n"); + + of_node_put(anp); + + hws[IMX8MN_CLK_DUMMY] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_DUMMY); + hws[IMX8MN_CLK_24M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_24M); + hws[IMX8MN_CLK_32K] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_32K); hws[IMX8MN_CLK_EXT1] = imx_get_clk_hw_by_name(np, "clk_ext1"); hws[IMX8MN_CLK_EXT2] = imx_get_clk_hw_by_name(np, "clk_ext2"); hws[IMX8MN_CLK_EXT3] = imx_get_clk_hw_by_name(np, "clk_ext3"); hws[IMX8MN_CLK_EXT4] = imx_get_clk_hw_by_name(np, "clk_ext4"); - np = of_find_compatible_node(NULL, NULL, "fsl,imx8mn-anatop"); - base = devm_of_iomap(dev, np, 0, NULL); - of_node_put(np); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } - - hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_clk_hw_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_clk_hw_mux("audio_pll2_ref_sel", base + 0x14, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_clk_hw_mux("video_pll_ref_sel", base + 0x28, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_clk_hw_mux("dram_pll_ref_sel", base + 0x50, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_GPU_PLL_REF_SEL] = imx_clk_hw_mux("gpu_pll_ref_sel", base + 0x64, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_clk_hw_mux("m7_alt_pll_ref_sel", base + 0x74, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_ARM_PLL_REF_SEL] = imx_clk_hw_mux("arm_pll_ref_sel", base + 0x84, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_clk_hw_mux("sys_pll3_ref_sel", base + 0x114, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels)); - - hws[IMX8MN_AUDIO_PLL1] = imx_clk_hw_pll14xx("audio_pll1", "audio_pll1_ref_sel", base, &imx_1443x_pll); - hws[IMX8MN_AUDIO_PLL2] = imx_clk_hw_pll14xx("audio_pll2", "audio_pll2_ref_sel", base + 0x14, &imx_1443x_pll); - hws[IMX8MN_VIDEO_PLL] = imx_clk_hw_pll14xx("video_pll", "video_pll_ref_sel", base + 0x28, &imx_1443x_pll); - hws[IMX8MN_DRAM_PLL] = imx_clk_hw_pll14xx("dram_pll", "dram_pll_ref_sel", base + 0x50, &imx_1443x_dram_pll); - hws[IMX8MN_GPU_PLL] = imx_clk_hw_pll14xx("gpu_pll", "gpu_pll_ref_sel", base + 0x64, &imx_1416x_pll); - hws[IMX8MN_M7_ALT_PLL] = imx_clk_hw_pll14xx("m7_alt_pll", "m7_alt_pll_ref_sel", base + 0x74, &imx_1416x_pll); - hws[IMX8MN_ARM_PLL] = imx_clk_hw_pll14xx("arm_pll", "arm_pll_ref_sel", base + 0x84, &imx_1416x_pll); - hws[IMX8MN_SYS_PLL1] = imx_clk_hw_fixed("sys_pll1", 800000000); - hws[IMX8MN_SYS_PLL2] = imx_clk_hw_fixed("sys_pll2", 1000000000); - hws[IMX8MN_SYS_PLL3] = imx_clk_hw_pll14xx("sys_pll3", "sys_pll3_ref_sel", base + 0x114, &imx_1416x_pll); + hws[IMX8MN_AUDIO_PLL1_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1_REF_SEL); + hws[IMX8MN_AUDIO_PLL2_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2_REF_SEL); + hws[IMX8MN_VIDEO_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL_REF_SEL); + hws[IMX8MN_DRAM_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL_REF_SEL); + hws[IMX8MN_GPU_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL_REF_SEL); + hws[IMX8MN_M7_ALT_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL_REF_SEL); + hws[IMX8MN_ARM_PLL_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL_REF_SEL); + hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_REF_SEL); + + hws[IMX8MN_AUDIO_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1); + hws[IMX8MN_AUDIO_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2); + hws[IMX8MN_VIDEO_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL); + hws[IMX8MN_DRAM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL); + hws[IMX8MN_GPU_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL); + hws[IMX8MN_M7_ALT_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL); + hws[IMX8MN_ARM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL); + hws[IMX8MN_SYS_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1); + hws[IMX8MN_SYS_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2); + hws[IMX8MN_SYS_PLL3] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3); /* PLL bypass out */ - hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_clk_hw_mux_flags("audio_pll1_bypass", base, 16, 1, audio_pll1_bypass_sels, ARRAY_SIZE(audio_pll1_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_clk_hw_mux_flags("audio_pll2_bypass", base + 0x14, 16, 1, audio_pll2_bypass_sels, ARRAY_SIZE(audio_pll2_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_clk_hw_mux_flags("video_pll_bypass", base + 0x28, 16, 1, video_pll_bypass_sels, ARRAY_SIZE(video_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_DRAM_PLL_BYPASS] = imx_clk_hw_mux_flags("dram_pll_bypass", base + 0x50, 16, 1, dram_pll_bypass_sels, ARRAY_SIZE(dram_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_GPU_PLL_BYPASS] = imx_clk_hw_mux_flags("gpu_pll_bypass", base + 0x64, 28, 1, gpu_pll_bypass_sels, ARRAY_SIZE(gpu_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_clk_hw_mux_flags("m7_alt_pll_bypass", base + 0x74, 28, 1, m7_alt_pll_bypass_sels, ARRAY_SIZE(m7_alt_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_ARM_PLL_BYPASS] = imx_clk_hw_mux_flags("arm_pll_bypass", base + 0x84, 28, 1, arm_pll_bypass_sels, ARRAY_SIZE(arm_pll_bypass_sels), CLK_SET_RATE_PARENT); - hws[IMX8MN_SYS_PLL3_BYPASS] = imx_clk_hw_mux_flags("sys_pll3_bypass", base + 0x114, 28, 1, sys_pll3_bypass_sels, ARRAY_SIZE(sys_pll3_bypass_sels), CLK_SET_RATE_PARENT); + hws[IMX8MN_AUDIO_PLL1_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1_BYPASS); + hws[IMX8MN_AUDIO_PLL2_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2_BYPASS); + hws[IMX8MN_VIDEO_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL_BYPASS); + hws[IMX8MN_DRAM_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL_BYPASS); + hws[IMX8MN_GPU_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL_BYPASS); + hws[IMX8MN_M7_ALT_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL_BYPASS); + hws[IMX8MN_ARM_PLL_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL_BYPASS); + hws[IMX8MN_SYS_PLL3_BYPASS] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_BYPASS); /* PLL out gate */ - hws[IMX8MN_AUDIO_PLL1_OUT] = imx_clk_hw_gate("audio_pll1_out", "audio_pll1_bypass", base, 13); - hws[IMX8MN_AUDIO_PLL2_OUT] = imx_clk_hw_gate("audio_pll2_out", "audio_pll2_bypass", base + 0x14, 13); - hws[IMX8MN_VIDEO_PLL_OUT] = imx_clk_hw_gate("video_pll_out", "video_pll_bypass", base + 0x28, 13); - hws[IMX8MN_DRAM_PLL_OUT] = imx_clk_hw_gate("dram_pll_out", "dram_pll_bypass", base + 0x50, 13); - hws[IMX8MN_GPU_PLL_OUT] = imx_clk_hw_gate("gpu_pll_out", "gpu_pll_bypass", base + 0x64, 11); - hws[IMX8MN_M7_ALT_PLL_OUT] = imx_clk_hw_gate("m7_alt_pll_out", "m7_alt_pll_bypass", base + 0x74, 11); - hws[IMX8MN_ARM_PLL_OUT] = imx_clk_hw_gate("arm_pll_out", "arm_pll_bypass", base + 0x84, 11); - hws[IMX8MN_SYS_PLL3_OUT] = imx_clk_hw_gate("sys_pll3_out", "sys_pll3_bypass", base + 0x114, 11); + hws[IMX8MN_AUDIO_PLL1_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1_OUT); + hws[IMX8MN_AUDIO_PLL2_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2_OUT); + hws[IMX8MN_VIDEO_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL_OUT); + hws[IMX8MN_DRAM_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL_OUT); + hws[IMX8MN_GPU_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL_OUT); + hws[IMX8MN_M7_ALT_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL_OUT); + hws[IMX8MN_ARM_PLL_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL_OUT); + hws[IMX8MN_SYS_PLL3_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_OUT); /* SYS PLL1 fixed output */ - hws[IMX8MN_SYS_PLL1_OUT] = imx_clk_hw_gate("sys_pll1_out", "sys_pll1", base + 0x94, 11); - hws[IMX8MN_SYS_PLL1_40M] = imx_clk_hw_fixed_factor("sys_pll1_40m", "sys_pll1_out", 1, 20); - hws[IMX8MN_SYS_PLL1_80M] = imx_clk_hw_fixed_factor("sys_pll1_80m", "sys_pll1_out", 1, 10); - hws[IMX8MN_SYS_PLL1_100M] = imx_clk_hw_fixed_factor("sys_pll1_100m", "sys_pll1_out", 1, 8); - hws[IMX8MN_SYS_PLL1_133M] = imx_clk_hw_fixed_factor("sys_pll1_133m", "sys_pll1_out", 1, 6); - hws[IMX8MN_SYS_PLL1_160M] = imx_clk_hw_fixed_factor("sys_pll1_160m", "sys_pll1_out", 1, 5); - hws[IMX8MN_SYS_PLL1_200M] = imx_clk_hw_fixed_factor("sys_pll1_200m", "sys_pll1_out", 1, 4); - hws[IMX8MN_SYS_PLL1_266M] = imx_clk_hw_fixed_factor("sys_pll1_266m", "sys_pll1_out", 1, 3); - hws[IMX8MN_SYS_PLL1_400M] = imx_clk_hw_fixed_factor("sys_pll1_400m", "sys_pll1_out", 1, 2); - hws[IMX8MN_SYS_PLL1_800M] = imx_clk_hw_fixed_factor("sys_pll1_800m", "sys_pll1_out", 1, 1); + hws[IMX8MN_SYS_PLL1_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_OUT); + hws[IMX8MN_SYS_PLL1_40M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_40M); + hws[IMX8MN_SYS_PLL1_80M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_80M); + hws[IMX8MN_SYS_PLL1_100M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_100M); + hws[IMX8MN_SYS_PLL1_133M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_133M); + hws[IMX8MN_SYS_PLL1_160M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_160M); + hws[IMX8MN_SYS_PLL1_200M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_200M); + hws[IMX8MN_SYS_PLL1_266M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_266M); + hws[IMX8MN_SYS_PLL1_400M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_400M); + hws[IMX8MN_SYS_PLL1_800M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL1_800M); /* SYS PLL2 fixed output */ - hws[IMX8MN_SYS_PLL2_OUT] = imx_clk_hw_gate("sys_pll2_out", "sys_pll2", base + 0x104, 11); - hws[IMX8MN_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); - hws[IMX8MN_SYS_PLL2_100M] = imx_clk_hw_fixed_factor("sys_pll2_100m", "sys_pll2_out", 1, 10); - hws[IMX8MN_SYS_PLL2_125M] = imx_clk_hw_fixed_factor("sys_pll2_125m", "sys_pll2_out", 1, 8); - hws[IMX8MN_SYS_PLL2_166M] = imx_clk_hw_fixed_factor("sys_pll2_166m", "sys_pll2_out", 1, 6); - hws[IMX8MN_SYS_PLL2_200M] = imx_clk_hw_fixed_factor("sys_pll2_200m", "sys_pll2_out", 1, 5); - hws[IMX8MN_SYS_PLL2_250M] = imx_clk_hw_fixed_factor("sys_pll2_250m", "sys_pll2_out", 1, 4); - hws[IMX8MN_SYS_PLL2_333M] = imx_clk_hw_fixed_factor("sys_pll2_333m", "sys_pll2_out", 1, 3); - hws[IMX8MN_SYS_PLL2_500M] = imx_clk_hw_fixed_factor("sys_pll2_500m", "sys_pll2_out", 1, 2); - hws[IMX8MN_SYS_PLL2_1000M] = imx_clk_hw_fixed_factor("sys_pll2_1000m", "sys_pll2_out", 1, 1); - - hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_clk_hw_mux2("clkout1_sel", base + 0x128, 4, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_clk_hw_divider("clkout1_div", "clkout1_sel", base + 0x128, 0, 4); - hws[IMX8MN_CLK_CLKOUT1] = imx_clk_hw_gate("clkout1", "clkout1_div", base + 0x128, 8); - hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_clk_hw_mux2("clkout2_sel", base + 0x128, 20, 4, clkout_sels, ARRAY_SIZE(clkout_sels)); - hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_clk_hw_divider("clkout2_div", "clkout2_sel", base + 0x128, 16, 4); - hws[IMX8MN_CLK_CLKOUT2] = imx_clk_hw_gate("clkout2", "clkout2_div", base + 0x128, 24); - - np = dev->of_node; - base = devm_platform_ioremap_resource(pdev, 0); - if (WARN_ON(IS_ERR(base))) { - ret = PTR_ERR(base); - goto unregister_hws; - } + hws[IMX8MN_SYS_PLL2_OUT] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_OUT); + hws[IMX8MN_SYS_PLL2_50M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_50M); + hws[IMX8MN_SYS_PLL2_100M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_100M); + hws[IMX8MN_SYS_PLL2_125M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_125M); + hws[IMX8MN_SYS_PLL2_166M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_166M); + hws[IMX8MN_SYS_PLL2_200M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_200M); + hws[IMX8MN_SYS_PLL2_250M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_250M); + hws[IMX8MN_SYS_PLL2_333M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_333M); + hws[IMX8MN_SYS_PLL2_500M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_500M); + hws[IMX8MN_SYS_PLL2_1000M] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL2_1000M); + + hws[IMX8MN_CLK_CLKOUT1_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT1_SEL); + hws[IMX8MN_CLK_CLKOUT1_DIV] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT1_DIV); + hws[IMX8MN_CLK_CLKOUT1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT1); + hws[IMX8MN_CLK_CLKOUT2_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT2_SEL); + hws[IMX8MN_CLK_CLKOUT2_DIV] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT2_DIV); + hws[IMX8MN_CLK_CLKOUT2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_CLK_CLKOUT2); /* CORE */ hws[IMX8MN_CLK_A53_DIV] = imx8m_clk_hw_composite_core("arm_a53_div", imx8mn_a53_sels, base + 0x8000); @@ -599,18 +579,15 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) ret = of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); if (ret < 0) { - dev_err(dev, "failed to register hws for i.MX8MN\n"); - goto unregister_hws; + imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); + return dev_err_probe(dev, ret, + "failed to register hws for i.MX8MN\n"); } imx_register_uart_clocks(); + dev_info(dev, "NXP i.MX8MN ccm clock driver probed\n"); return 0; - -unregister_hws: - imx_unregister_hw_clocks(hws, IMX8MN_CLK_END); - - return ret; } static const struct of_device_id imx8mn_clk_of_match[] = { From patchwork Sun Dec 29 14:49:36 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3777 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 409524158F for ; Sun, 29 Dec 2024 15:50:54 +0100 (CET) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-5d88d37abd0sf2398353a12.0 for ; Sun, 29 Dec 2024 06:50:54 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483854; cv=pass; d=google.com; s=arc-20240605; b=TLJnq1k9DP0QUJTPEMyaFfve8Si4B5ebifNk+Iud38MtgvaA9Sb7kPdPCCAw3oti9/ jFHwYEjXmVDXJy9d8WZEHXrza6j7oVaLe5KfIB3gHUWTE7h+BdG6eWmki7hrXmrLgu2w 0ByG/XHA+XfqFv2TE/Y9JIN0O4tsKQw+Vpt38xlje8O2c5u0b21wZdgudjQ7/D1V0m1i 8j5Fbs/uKk3FkCuNzx2ggkXeo+RrpqVwQKHjmwidmptylM0NBzNO+mzcMpPPK43nSbDy OJB57AMW9E019pQhjkof1f67A6PWrQo74PUPpubR36dbYIYkxqbeeL5ySNnJSbVN7j9H 20vQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=VBO/i1r33SaYBAia2TJAHKT3RmjuVoJCwrqjjk61pgk=; fh=Uy8M/R10r65C2PkPn8FRhMS3AZurbmsi7u1rc+lOS3I=; b=EgHHYLywnojzNbXbitHNThIWqbm/lxE+sl4zl3fU1PYAYiAZi2UBKQRZUHA+xiMdu+ SQPKP2PTmP1rOJ/H2Xz4nzjyZs/LH/10XIWGqJg3fGQ47GyQ0LRmWZMgR9fx7UhauuUW ouxwxuTW0GY+fqne4OU0EYl1JcB7DtCt7k2rVD0tXQe7C0ap3H7xGnORBE96RGmjByp3 7JXNDa2Gxr4JZby6eNx6oBT+ObBtcsIMDR5tKxMC7p2OYacbnQjy3jzeoJLpplUx1qNr SU3l+qq9mTz03kFb4GmcmaKcEdSLUtv/BmNMxv8n1OdUqR17PCEXu+1z6eA2w8ZdCMa1 qEKg==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hehKegGR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483854; x=1736088654; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=VBO/i1r33SaYBAia2TJAHKT3RmjuVoJCwrqjjk61pgk=; b=eUB13et7Ag4KzI48D2jyi80tmJKvDeDVsroVM9nmOlwD//5srWD6yeLzbdNZBAbwai jWVtOgXbMjVf7dzKzHbemvdhGVcSFjFpPPRfjYcmCw2kswoRM2XXeu4wpDLybJQNg1et lteK0RDdrcDGlglKNc3BSqOdyBBTXFBtijdNc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483854; x=1736088654; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=VBO/i1r33SaYBAia2TJAHKT3RmjuVoJCwrqjjk61pgk=; b=heWAAlgU0zWn6golZ/EptiHn6btUdHydXXutdoa51SVMXkiJGkU2rIiHSgxlhH4OpQ YBxARsyeTT3PBkKjJCmTUdv+tEOuaz8al84wAKyNg2Pd402hoMAIkKdSw455zElAJuaL EYFqrCbUujOMtCKyamsLySdD12XG8uDH6YaenrTVO8ytNFJCi+yO34LgAU8alJci8kLd fqVu8B5INGpwkwpdFRIXuOaTdS0j42mWODPDw4M6l9WvaZmC9ikaF0rOxHX9kmfJywxv HD02GC7N3IALIeGPFbzrV3e4764Q6Ykymn/ZU//9Mcga490yF5TGdD7iSA+vrMtp+Hkr 23Lw== X-Forwarded-Encrypted: i=2; AJvYcCUmVBOM410rwdM8/Aazdz9uUSHBtN6k/UPTBP1Tfn9pJB2ARml+OgsUetM983cO8Mg3tVBKT1/trjisIeVp@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz99pjGCIE/ptCUS89cAShhsGxYHq9/19Sft9Hpv0PD/gVlqFBj XF11rH//eI7Ar7HeIasRvYOyRcz8XiHJ8mJGYAEvco5oWjITRUtrlvG7wlAgOtYY8A== X-Google-Smtp-Source: AGHT+IGehRAQTqS0iRnPoxl9zzAJlMp8DGU+q/MNQwXodnIqyBx26EOHj509KMwTtYQ5Xdnicq03LA== X-Received: by 2002:a05:6402:5189:b0:5d2:7396:b0ca with SMTP id 4fb4d7f45d1cf-5d81dd8ea7dmr27380281a12.12.1735483853903; Sun, 29 Dec 2024 06:50:53 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:db94:0:b0:5d3:cdb1:60e with SMTP id 4fb4d7f45d1cf-5d8732b4878ls836058a12.1.-pod-prod-02-eu; Sun, 29 Dec 2024 06:50:52 -0800 (PST) X-Received: by 2002:a17:907:94c9:b0:aa5:225f:47d9 with SMTP id a640c23a62f3a-aac2d0479dcmr3636159166b.29.1735483852048; Sun, 29 Dec 2024 06:50:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483852; cv=none; d=google.com; s=arc-20240605; b=lj+CAU4f0rpxWMC3/+1xNb02p5arMSWOHO50wkWvqgk+gLp2Heyhan6J9VR1NPehgt bYFmGKUWVKICRgtSYNuKkOEiT6XPBH6rTHeALumgCdK+ItpH7hXTxQrD/DhDRWIv1KD7 MqisZcIFQ2c2jYCSRK3mT59XZTp3NzEfT7Hh+azli7hZWn4GUC6NmxZsMvNG6auuTFKk rVMKYfzSLpxjGhvmeLc1ABlIxjCJvKlvXODkzzjYW8NMC4o3OrbM8i7Q8HU7Cm91Dk2l L0RwE3AeoPcFckcqMMCfxumH9QUTjjRGb5dRz9eflPLrb5ofQ1cDSnyeonsAG6jY6nl1 fsgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=AjwlhaAOkrwwhyUyrS6nha6mqO5aPDlQoHWfonPTSAw=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=Db2EZtakoh3BDpULlGc/xt5GHSmN9DX3L3gB3PSd/dqn2XnuoFJ27lOxGkp4HprW+E bfIUGWxBtnby39RaR6OGLACX7D/3/OueJuxbLWfvJfJGMkDvmdNx/p+Fq186RyrUJ/c5 aHHYmEeEUskJS8N3St+ExvTRmstFPtsk49hPkm37AGqo7x5HcMDknw5orIZgC1panI2p XiMQ7hZoQZ1hl0iRB88mIhHeCoqUfjjZR7VkXJDSTpHfvWrwQ2s4WZDqTZZTOx7+c0bW 56hLGXfSAlMn183AcmgNktiqDAyyn4F8VE5Ei/LXddn7qKPWH5hGOCt+RNjmxjBgTW5L 9zSw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hehKegGR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e99118asor627940566b.7.2024.12.29.06.50.51 for (Google Transport Security); Sun, 29 Dec 2024 06:50:52 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvO+7tkUybcJlsYjz0Bj3QV5N2sOVEkOTGZJ72AUiC9Sc/CJPNW0exkhREoBS/ lvDksOb1xfq1D0JAopA8BD8KnR+mufoVBn4aVgTT35SZoRStJbK7QSEltwZLzl7xxJa25hMzl7+ c/q/CGVk0w/WalEyxYtbn8Psii4ZsEjg8dTQdBcT1J8OZRsl8Mc4VdYhHjS4rWH/df3KLaLyyvT dCpoxXF2ukkpJf85umvxEOz0+42bEwrOP0D2XXT9FsDPmeAvtxPoC4yCrsraDMgcvRjG4Qb70jQ BTas17wJuudbDHmzi//bFA== X-Received: by 2002:a17:906:6a15:b0:aab:d8e4:2062 with SMTP id a640c23a62f3a-aac3366b549mr2566530166b.56.1735483851580; Sun, 29 Dec 2024 06:50:51 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:51 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 12/18] dt-bindings: clock: imx8m-clock: add PLLs Date: Sun, 29 Dec 2024 15:49:36 +0100 Message-ID: <20241229145027.3984542-13-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=hehKegGR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Though adding the PLLs to clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- (no changes since v7) Changes in v7: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - New .../bindings/clock/imx8m-clock.yaml | 27 ++++++++++++++----- 1 file changed, 21 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index c643d4a81478..d96570bf60dc 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -29,12 +29,12 @@ properties: maxItems: 2 clocks: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 clock-names: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 '#clock-cells': const: 1 @@ -86,6 +86,10 @@ allOf: - description: ext2 clock input - description: ext3 clock input - description: ext4 clock input + - description: audio1 PLL input + - description: audio2 PLL input + - description: dram PLL input + - description: video PLL input clock-names: items: @@ -95,20 +99,31 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + - const: audio_pll1 + - const: audio_pll2 + - const: dram_pll + - const: video_pll additionalProperties: false examples: # Clock Control Module node: - | + #include + clock-controller@30380000 { compatible = "fsl,imx8mm-ccm"; reg = <0x30380000 0x10000>; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL2>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; }; - | From patchwork Sun Dec 29 14:49:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3778 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C10C53F174 for ; Sun, 29 Dec 2024 15:50:55 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d43ec75bc4sf7501458a12.2 for ; Sun, 29 Dec 2024 06:50:55 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483855; cv=pass; d=google.com; s=arc-20240605; b=WbwlGS9yLL8Pep+rMnT/QzLqA9MrJDZ8aVqH5nyYWUIBaCDZoGdfeGZWU034+ty+Kc znVVX5RIsmWu6lPl3ia8k74Wg92lqm+nLGGO2Od69sNYQNxCC3FGEf1w4py1qV5e7XAu qKKhV1swZbh2iKLcB0dSPBfqLuS0O6F0As9hFigf0csm6Wy6PeuBaM6VPlstXmOf+BHo ZWp5tiEUd5wmIHWH+vaC51vl0Y3zdm0Iu8Nzgnv3Jp2en/Ues0MmhoKCD1fOoD2D+8Ip rCGB7ou/ULJ3mjBIMJkzyVVPiWo7QzY0Q3KHzzI15jHOuN7pWV1kk4F6SJoETXmrUs8u fj4Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=a91iHFwiqOnyuX3ytACus9mTTxjo1zAWN/fdFIoZEkk=; fh=jLTGdiQ+GwTPu8Q0xLHrSihWJ6cW9fot2J0sZhq4Lyw=; b=S1LAoaz1y+o/x072nI7Gnqtd0ErHpr/4OFkTR6W+jDlgo5JDe6PfllK9TxnVzB3TW+ /JNDwFWzE22h46TCP3PuvZBkWRlAZJPOW1/5H3bBGijHInx4RRZ67J8BXJp6gzKR/oIG GibP1KHVjf+ko3yZsR2XOsjvW+mRh0KQMoYHoo2WR/0yu8EvITA1PIsxVAWv0/Zoqrop I9a4SUpS8J5wTNZ4L/fl7XfhD3V0TeU23QxxwqIx9Gf8enk3iVQtusxDuUpAvScCSQOt 3Z8JLmjVi62ooh9B5LS86OrgpcGbpB6wwBtXfHWgYFMYgXawyKUPp/S51dZ7biSdHz7t qWsQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eeSTW7L6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483855; x=1736088655; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=a91iHFwiqOnyuX3ytACus9mTTxjo1zAWN/fdFIoZEkk=; b=QEbrml4ImPonFRf6PcwWZYa8VYMuypfk28QDaMXvMY97WgcusFthL4pI4cwMiw2Hei t5rLm0ZiL1Bt/o7DZnh/hKb8rwIZWnzNq7Oc1E3lZnbKWkylfeX0pu5NjUN/T56LmuN2 k9IDpWQT96MAqiF4UWnifOhq1fsT5NjafCkEg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483855; x=1736088655; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=a91iHFwiqOnyuX3ytACus9mTTxjo1zAWN/fdFIoZEkk=; b=ewHj3sMj+w2cdCorSNf3VBM1G0KrZ5S8woZggkBqSU+R7X+geHs3/WsDBTFa/el4aX LNYjgz9/pJDOeR+6k7JlwRYaI0DEo5FwD4pc2sSuUNtR3H4XJlsQ4HwBFsH6DN7MHdbB A2KZQa/VWFfaBOKZEvnBteVgBeRXJTfRs1xw2M2/5EczghaZDFCqeqwhjgWLNeqn50kL iKgh5rZ1gfoas4Ci52Bz4ny8GL1829gSn9qYLHVa0UICYdiSHBwVhnG8dERO5aed61jR YEK0JsNBSKybooNWjAI4DVMGPpsHhekbL933Fu7P8qVwuV0WD0D987tFq6cVDSfTUEE5 BZrg== X-Forwarded-Encrypted: i=2; AJvYcCXmSxWmvOIQzDCglizU4LjpwHH5XsBpnMhUKwkkp1aPjRZtcyR9hgxZP1k3+r8p0FJXLL2wMHGKJG2+cknD@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzykKFMCYFFqMCfARS94a5hYlqkQZRwFE8OA3IZSL9+l36QeX91 8NroxE7Sj0u20UWsKbUoHuJi/srtAqdud1BiEKw7mTMT5pqb5kI2nHPhc08BumEUoQ== X-Google-Smtp-Source: AGHT+IHe+uDInOBUhGKPBo8/alpLbLJ7qOvouVDaCWBPS4D2bolOt9g/Rc0zuk3toodmJWgA1j/uMg== X-Received: by 2002:a05:6402:2b97:b0:5d0:a80d:bce9 with SMTP id 4fb4d7f45d1cf-5d81ddec79bmr29324538a12.20.1735483855439; Sun, 29 Dec 2024 06:50:55 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:a45a:0:b0:5d3:bf89:291f with SMTP id 4fb4d7f45d1cf-5d8b136ea56ls140987a12.0.-pod-prod-07-eu; Sun, 29 Dec 2024 06:50:54 -0800 (PST) X-Received: by 2002:a17:907:6d0c:b0:aac:212d:a883 with SMTP id a640c23a62f3a-aac34451c4fmr2519446166b.45.1735483853654; Sun, 29 Dec 2024 06:50:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483853; cv=none; d=google.com; s=arc-20240605; b=CUxEi4bGnEJH4mBEghMTqbxPcQqZGjSFRtAPsurg2gU7QPXU6mpcO6LsQ+XRnJir58 OEwh7uH1tRwg0piwCvNLGyt95fimfDoBq5AspgYQDk+2/TC/UvWuJSRA8Q2tA/C30EUR RO/+XI1bRqjemBTBNADNfPkBKGI5d1HGJDWNGYv7Hcin5eFgbnEa4PJDbjpOdLzYMvAd tPwnokIs/CaJE8h/Fl7laYyRsz2CK1RLDmqBDVzmgpGduy+VbW5Wgiz5LfnAzGeHF9eX 3EqoUBDF8zcmYBNg6DJNPdJ2s/OKO1r+Osyg1NEvscNIugpAZzBGgIGTm2XY0nqQ+r1M 7yTA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=FS59gZd32BjVBMnl0y8BuCd7aMfa22x1ZHu9pei4qQQ=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=K8UZwEXKzddw3kgDie1nB2VVBWP6mq5ZWio3Qyu4loi2wh62zwX/bb4LQG4qPde/dm b3v5lQxMC7LKSaiz5zaQn7sF3SWPv8BbfdcwCfD7/s+hQeT6ny8oicBLCrxGzSL+zXkY WLu+bKrVhUmnDOcOu8W8aXlYnvRWIv/3crT2Ffx1GAX7fBvKniOyOKfTu+/p+8wLY7EF 0XZUC16a8S0sWlcQKt9gV/P4NFLy+EODSoobPwMifPxrR6Gw3YUIINnke4vJH3239Bub 8dIE4lHrM1DUmc+n5NHhQwZpR6u8RS2xlAkwcu3eJ8rMkH7YnBmHw41m0zQ4/3LsHvyo oieg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eeSTW7L6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aaf117c1645sor246158166b.6.2024.12.29.06.50.53 for (Google Transport Security); Sun, 29 Dec 2024 06:50:53 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvFzOUdXh4Mre7zPgRGfZ13mXujLRE4Oe8TI6mCkwoOzQEY0u0jNkHyMmmR53W cJB9/C7JIeAV5vmA45aMF2xIyPBPCgHhZFUirQDYU15ly8B5/qOlr6FSumvTUD03LEF0eGeeHZu XRzNZjkXAGjwv/t+bMsKlnfZ+bNEjlW31zM/6zKRdFGFg6kxGTksw58BG7NRAN4dlSY52ZaYFdc nk/uAjVTf6D9bLcBQVMv9HHIZTWbkCzMDqRoCP+fUuM2KHqryKUhd+Ss9v3IiN3aGKZxQG0jUcw QOflLN1vxS2em+Fs2DpVwg== X-Received: by 2002:a17:907:3f9e:b0:aa6:7f99:81aa with SMTP id a640c23a62f3a-aac2d446f68mr2704157366b.6.1735483853232; Sun, 29 Dec 2024 06:50:53 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:52 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 13/18] arm64: dts: imx8mm: add PLLs to clock controller module (CCM) Date: Sun, 29 Dec 2024 15:49:37 +0100 Message-ID: <20241229145027.3984542-14-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=eeSTW7L6; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mm.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 597041a05073..79f4c1ae7d8b 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -642,9 +642,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL2>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MM_CLK_A53_SRC>, <&clk IMX8MM_CLK_A53_CORE>, <&clk IMX8MM_CLK_NOC>, From patchwork Sun Dec 29 14:49:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3779 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 3F3243F174 for ; Sun, 29 Dec 2024 15:50:57 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d88d37abd0sf2398364a12.0 for ; Sun, 29 Dec 2024 06:50:57 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483857; cv=pass; d=google.com; s=arc-20240605; b=TkTDxvCiiyq+jWPhYHVhV92hdWFhWO/8+XGW7Mmsn7H5VylGWNdp/XPq1n5Vbk2mPH ThpuldSC8uYwXoXQhLYYlhXvbmEoop/Yyb3ehIIDslp/3cqSr8N7wky572HbFlb8tzIg fbttCK3tLKI5bpGdpoAw4kpXHWwpADxdvkgnEYftM3JPT/UGNH68pZpxpX8V8+8RdSWL aoqG/E6K8UUcM6UamSwmhCNi5P1IdKBYJsz8HigO/SqgJbhRXC1jc0PUIDfuSyy5VMIM NOBebRbO+V79ah4qdvnyXiEqKdNBJBdRU4ylP9T2YXXyvr0c1Nd+vVb4aoN/TTBOG6FH XexQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=16dD8h6loBMO1o7hx1+lCYzBfvUDkAVnhO2mcx3ElWM=; fh=kju1oAS/KS8i+vj+QQsoHqO9yKkxYjZoOup+Bvi8X50=; b=QfuVqBhhqLG+vX5mATsaz0YR0h081/aPw6utCMNhzz6ikQO2xGcffeD2IOivnx4PCc telv0rab/2JRm4U/C9IF3TVfP301VhmJKv0u0s6W0bQkzFlhCtPBUZ2wKvARswbMo1vC 943n7T2q6dq9Ul9GkTtmbUvBdM++rMqf0Ax0AFi79GKpTqquQWYWGkOubUE64bYcKfMo KtgnL27TVFivp1dQ4QoHZF5cMnDvW5fpNaZ4g7pYGemeiSXpzNECtnCDUfnRgXoN9UQX 9rzixXWEBllw0LnAiPZn963DKXl61kLDdov+mvIng53eKOs/YNntVhe134EoryiquVOf XuVA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=L2d0ZeUA; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483857; x=1736088657; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=16dD8h6loBMO1o7hx1+lCYzBfvUDkAVnhO2mcx3ElWM=; b=rKm334c7T3kvGHYfquBW/GcS4F4eYgxQEvab7cL8SnJFthOdTZCFO6e3bw/Hz3TXKe qPCvMeDBQDGNOmYGPH7rmtAul2P0cbBEYRC75eoy2EVrSY8pfj9XnkKJQ8Wjb2HSIIY7 gjhFFs0FbzYdZU5Iyq2ltQaYxDMH9AZJwDpPg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483857; x=1736088657; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=16dD8h6loBMO1o7hx1+lCYzBfvUDkAVnhO2mcx3ElWM=; b=D6sCO3D/skcIr+ZGFqw+624AOvoNvVkvLjLir/HcNHzXfupO/JrmUPtzgk/Q5N266o tZvhR1d3C9z2nuGX8AHrgKXZIOitgixMvZKiPgqJXlR721XsP77EHX0eIdJ9ZIA53PYE DngPiAbieNKZ8U9PEZY4mMktK6q+InGA+xEYb44QL5+CnjzKwK/ToIRrYofTmOuveQ5O l8eoPlKWblshKFwqLlYup/zOf/u3n4WrXRk9pMmrrzSrnpeWgDdBN78h1nTP3/OSbvuJ M1ENXy+jsSzgM0G0AVkFo+PGa09UU1TKr+x4EaM9/56QugsOWVaX0w/4FDdQEAfN6vS+ RxAQ== X-Forwarded-Encrypted: i=2; AJvYcCWDpy4Ggc1kUtlKERirpi8gd6w4mtl59iPq3Y+p8bLAb4msiEI82D9pbkIbp3+8I+F/i+nWwnK+UfYsCwFQ@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzQ5cX9L3VMh6xkAfuReCZljDcbzdYsIPMIvoOLDSgrhz2Rddik OCtdCXuSEU9ZDg687O84Wd3tU4JQTFGLVkHn8aUw4SV2oBuTCa2rXhRK3o5bKfPiJQ== X-Google-Smtp-Source: AGHT+IE9G2wylW0Fc4HpTtL5mqA9rB9gbbE5Lyq2GLdt2PD433jjWLRGUe0jfWVDs9c4KrAQXxkpRg== X-Received: by 2002:a05:6402:5384:b0:5d0:88da:c235 with SMTP id 4fb4d7f45d1cf-5d81de19814mr29308198a12.31.1735483856921; Sun, 29 Dec 2024 06:50:56 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:8e1b:0:b0:5d0:ca0f:6695 with SMTP id 4fb4d7f45d1cf-5d8b5fb29c2ls409950a12.0.-pod-prod-02-eu; Sun, 29 Dec 2024 06:50:55 -0800 (PST) X-Received: by 2002:a17:907:96a1:b0:aa6:7cf3:c6ef with SMTP id a640c23a62f3a-aac2ad88f9fmr3482813066b.15.1735483855101; Sun, 29 Dec 2024 06:50:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483855; cv=none; d=google.com; s=arc-20240605; b=BObVGUwFZiMdk55OaDf1eF88FJmZuGisLIlOxyv+D8uEicpOPMA1YJBBQ3YuSwx7oh cZxT5xHFo3UtKCGDcN9x3ED6Vu3RjptCPTTWIcxAKXIdd4h7CxEoLQ2Xl3VmjUMJ6+lu 12c3e6trOT6cAHn1PWa8Vfbg+sG/277NoJwgyY5bHJxk+z2HQndNYezM+vj4zVLjAR1f IPvWjxcivlB3HS1HuE1Iy10wquXGYY/7nmYci231/YTHevfwJVkjgQlVBeQS3DO8kYXO 4h4lG8eB9zwL+IdRAXW8BXNnnYsM3zRrZhc0ETIH6b+t6a2S5n44NSnyg3j6ByjVHkpE wC/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=8grfYWwIX4hpiA7jlx82Mk2yoAsYJcNHuOuvJvnYwRc=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=CeIA92FlwzMX7Uo/MQWsivaL3NiOZ63AP6xOVP00rA3Se9Xf1FjDyzYFe/gigMx7kv gPlYhchYROtHXGOxQauXa8ER0FZWwAfGhFsVBzwZOgJYkLLIo84NF2NqGHibs7TO3ob/ ivCHEBMd85Y+EFJCxV4uNYddeifXugYflcQtTOs9sKl7DQPS60YK4ELIgqdoCFyVkPAt HS6kbYfYGJgJmj/Kf3WSevk6SXoExM6zv0pHK0g1KnlUG7cU/NJFh8O2y+YK4ovnSObB UEzMAyuncdihyt5NoSokx+R4j5DYr/KqU8J0QPFWMvmSbB/efGqSCgc9BKHkntJdUeNJ 6jig==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=L2d0ZeUA; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e82f16dsor718583166b.1.2024.12.29.06.50.55 for (Google Transport Security); Sun, 29 Dec 2024 06:50:55 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncukme4oCXh57QgJBpK7XdFrLO2BqJoK696d0yQ2HwRdzTq39PW566rV4ytYegq +8NxYHWgZz0MYkV2FVpXsyvJh4W8QK3WGbKhXg5IGxp6lP1VO0FnvSfEm39Q6zKmuztaJddKtr/ 5sfB1vfJQ218lw6U+se5Yo/SEvJvLsmIfz9jRy63qsxsL8hmObLsErdPmP7wjcwugc8gQ2PX9Mp i5bI+56hM+dpzWc1asJEjYXKxQlxrw/OXyXiHQ4MtSz3397na6sWUr+l7Znz1ieuG/7mppCclEA sNaRkAcwpljsrZ099AlOaQ== X-Received: by 2002:a17:907:c082:b0:aae:93aa:9ac7 with SMTP id a640c23a62f3a-aae93aa9bcemr2063864266b.50.1735483854672; Sun, 29 Dec 2024 06:50:54 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:54 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 14/18] arm64: dts: imx8mn: add PLLs to clock controller module (CCM) Date: Sun, 29 Dec 2024 15:49:38 +0100 Message-ID: <20241229145027.3984542-15-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=L2d0ZeUA; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mn.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index 49be492b5687..01013c1fd61d 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -643,9 +643,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MN_ANATOP_AUDIO_PLL2>, + <&anatop IMX8MN_ANATOP_DRAM_PLL>, + <&anatop IMX8MN_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MN_CLK_A53_SRC>, <&clk IMX8MN_CLK_A53_CORE>, <&clk IMX8MN_CLK_NOC>, From patchwork Sun Dec 29 14:49:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3780 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 5051F3F174 for ; Sun, 29 Dec 2024 15:50:59 +0100 (CET) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-5d43ec75bc4sf7501463a12.2 for ; Sun, 29 Dec 2024 06:50:59 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483859; cv=pass; d=google.com; s=arc-20240605; b=W87x9vURMSTa8WH3VBbg006rhhx7frQtGyL8UJPO5Qdck0r6yDrcAiWMZq+m7I5vVE ISmU8sY88t5XYHKlnKBZRALsidIywHur5gwJXXbJZKTkERAQuxyz1GCln9J060zu8GQJ VSf4QLChbWhKXUoa3UMfSanNw9O0NQGBtBmOby3qk5Jr7VTy5s7q6015zdldetnsfquH TSmYTE9FgXWrRVj8K5YeD1Ik/+j1aLeT7CdDUeFIegpkxCsQvd8m0TBhn/LfKhN1pjNR /gNYx2UiOj1rwJGIGcw55mGehTfOMNdAXdeMValhNagkgg2QCI3pMnTm7YyyrDjLRvNb HqTg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=1ePVydGmDFvxkduh16swEleYWj1chHQ7rNAxCI1jOgU=; fh=yrOJ3x0sHmOJFKb074anHKczHisrbEruef7A4v13TDA=; b=BGVV47g26GIE+wUmsrCPbH6F+W3yKHSgSIKPEixmoqQqzIeWZbNwoRJ7xNvlQC9Clm lKEf+6aiirOaTI6NvAxFbRqO1yTdvk28gg5fz+02ZYhr7KrPbWaxkjTIcnwf7A9gzGMc wqqHQcb2cc1+rHvQ0uh6UCwNiy02JtWkAU3t2wxCc76hkTRycS7hLgvmklLQrmtD//1K yNiDL3/eWdy7ul3dtBFKZlWKIJXsnO2ZRCugog9jYtgVp5Z5TDO5LXNejiNhyNd38YIo WzK2Jc89Q9oGWspS33mESht0mDG3ERf2ewco+JEH526LhhcxZ2M9kXLoEDGOD8AKlU6c Hn/A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LCa6j3rT; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483859; x=1736088659; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=1ePVydGmDFvxkduh16swEleYWj1chHQ7rNAxCI1jOgU=; b=dSNEB5cD2Va7PVIvBgb5FUZ5SY5sYQn7LyFCF2Ak/saYA1i03dpn5kVgtVp6VTkh9z BQmOrz5McuBQZWMw9A5QPanR4EkgGGAKRw/A83t1eYLhH69fXvLhxR8pi3hxpvObPdgs D88YdK9EUa0hdiY1+grAQm6psbwU9aW38g47g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483859; x=1736088659; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=1ePVydGmDFvxkduh16swEleYWj1chHQ7rNAxCI1jOgU=; b=Xh5dtwX3Wt82P8TrERniS0s8uC7tEq4eHMHTQ8QdfHNXmfxLoL5bTaMwQFWARv3kqY SoMrTkhl/JGA+mJyKm4qEeoiFjQ/igfAvlkqImVNN2IFafIj0VJ1UjsSQlJRUBY0IHjh RJndWeQ+3VP5LslPzZO1mPg5FVUFNkHKvfstIM222FbW7svPg28T4GP8Hmfr3MjGfqgM 7boJyZUjpkjHOgnDObVC+QcEUWLEEDTP3frpT7wcURs5vucWwR2rCuaF0jbENQMMRDyG xCs48iqUYQwzb8Dek+JJhXeMi44eEwJjIDNOavrUH5lX9A0qxCeawK5L87V2Rl9UBx6D WTYw== X-Forwarded-Encrypted: i=2; AJvYcCWt9JZIyp7gz8uuyGAsB8761LuSjatyZei03Uzuxa7Z0ZUVdr9jAMK8KG3Gk0fKfmndXkuiRnJzxSjWTtmi@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YzRbmgdPfu03I7d9HCoer9AIE8yqTveG0LyuExmbfdxMRkaPL96 pc0wOPlP9VgoXEqROjzuSWPShV8tsImQfF3jcTmhtumynrc8WW3msDmzB2pI2kYgxyaK8Ywjvw= = X-Google-Smtp-Source: AGHT+IHAVAhJe98LVmKnhPs0pv6myfal7fxZfD11IFDBgeOzzQkKfPPLQeMXfriVbJP3FsHPVJYKJg== X-Received: by 2002:a05:6402:354c:b0:5cf:bcaf:98ec with SMTP id 4fb4d7f45d1cf-5d81de22efamr24085198a12.26.1735483858952; Sun, 29 Dec 2024 06:50:58 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:e8c:b0:5d0:d5d6:eb6e with SMTP id 4fb4d7f45d1cf-5d8a8753d53ls158746a12.1.-pod-prod-07-eu; Sun, 29 Dec 2024 06:50:57 -0800 (PST) X-Received: by 2002:a17:907:da6:b0:aa6:824c:4ae5 with SMTP id a640c23a62f3a-aac345f5cfbmr3341778466b.56.1735483856631; Sun, 29 Dec 2024 06:50:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483856; cv=none; d=google.com; s=arc-20240605; b=fFaTBQhw5eUVIpylSV3eJfBaYWpthSIMRh0+rL34ssnqeKwhPS+lMKevIQW1UpWL/B TWx+amVtSZpp9VTR1p886reFNd5EiPrZtQEzgosoEe/MnaHV2/wggel5dQ5OSnMzIbPD PtMcbC++Tvbt9g4tt6Uhb1Jz5Qm/kZcoT6L2GJhVAEAHm5pTeGzKsYUtMD95C3eN0U/o epN7HPmD2MMY2B7veGQqQQFaGbABNsSaED+Z1q5m/SEyjBEBzcHxMPvOTOwe6joEFE1W 5x3coJUpyd7E8DeShnTcj6o4hGBrd9QDqIwMcQbva+bj+DnGcxT0Brj2FEy13HlIQrTI QUmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=7KTPitaOd10kqEMh4mWJPB1Bs0wTX2XDIfABV6gUcV0=; fh=dPbWyBD+RmcSeEATCohILyjlUcT331LypOkiCDKcKC0=; b=UncBR9A5Hw7skWCKHFdOWHrlKtadGJyrPHT93Ib6VEtBM7u6Krj7DXmKubWepvS5BX +DmSKAzVBOupUVCEBoFUhrBYOuowO3BFtzkNkUvUDhtrBtTk1fjaaJ8qv8yguQMKLwkz /tKjFPOwkqaVOeVw+hY64DA95eEMMH0qRtWrFyWvKnODzFhHd/yAI9l7a1j4swSLYGIf ZT+ea4R94jpEIourIg+qTm1ePQdac15B47YXfbdJsh5IdvVhDYLOyEzAYTYSeILaeU72 7JQGxIM3FMpvlc1uTgx+soyYEIubme405UgJudegSDE7v6cwoNCtFQ2a7qgFUJLvUQbm W4vg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LCa6j3rT; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0e9997a5sor606849066b.9.2024.12.29.06.50.56 for (Google Transport Security); Sun, 29 Dec 2024 06:50:56 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsK9QBqJykGmPAGO/X8anhGJKdmBaG1ThvtbTjoBco1ygQRej7Sw89vlkeZeTF Ag8QO1ECOh34YosGbOXaPTe02ZXkkBA0VSXTYTgvUWr0qfcAvbkpMo2NxNWbVLCzJ/lHVhTLz9H VM8MIfiUUYpMsHWQ5vouelegWsMMgO+j2xmixqoANW+aMFwLjmuKbxqs2bSPIf5UsqaZaXU9qZV IJIkWZNM1RadjiUrqP3KB55ChHevu8IbdKA55QKMlBtc/HJz+YebtISDLxb2sVesLO20h+Qh8MR GxlMuYq6bt5ybtcszt0sdg== X-Received: by 2002:a17:907:c1d:b0:aae:ccbe:993d with SMTP id a640c23a62f3a-aaeccbe9ac9mr2338346966b.35.1735483856193; Sun, 29 Dec 2024 06:50:56 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:55 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v8 15/18] arm64: dts: imx8mp: add PLLs to clock controller module (CCM) Date: Sun, 29 Dec 2024 15:49:39 +0100 Message-ID: <20241229145027.3984542-16-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=LCa6j3rT; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the PLLs generated by anatop to the clock list of the Clock Controller Module (CCM) node. Signed-off-by: Dario Binacchi --- (no changes since v4) Changes in v4: - New arch/arm64/boot/dts/freescale/imx8mp.dtsi | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index 0b928e173f29..eab05170442d 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -751,9 +751,14 @@ clk: clock-controller@30380000 { ; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MP_ANATOP_AUDIO_PLL2>, + <&anatop IMX8MP_ANATOP_DRAM_PLL>, + <&anatop IMX8MP_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>, <&clk IMX8MP_CLK_A53_CORE>, <&clk IMX8MP_CLK_NOC>, From patchwork Sun Dec 29 14:49:40 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3781 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 966F63F174 for ; Sun, 29 Dec 2024 15:51:00 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d09962822bsf996764a12.1 for ; Sun, 29 Dec 2024 06:51:00 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483860; cv=pass; d=google.com; s=arc-20240605; b=A20qeQs21f8ioo34CJ4vy/GYzV+Y1aS/XPqsFlxcwOyPyVxdHCqsLvTg/QY8fXqcO/ L++uxbgl4Oz0Lrj0N6d55Bm/Py8ZW+Lwax/fIksYLF1f9KCx2BTmQACgDGwdGkv/vvdo QNsKzf1R0hAOV2efgJkaclDpVFGsNoBUleKEYqEuoYaQsl6fzQit0fummaSF+TNC8Q6A pboe2a1z9p+wgsmIjackq8xOeMsX7bysXvN2d/EnUv3bu2Jqnr4rq9pJSPymMqFmcBO1 6r/FwRVR1+wePEqbDGe0YeMt88+GxolsrTKcPj5K+J31FscubKoyEaGnS0Az41HKmpik oj4A== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=dh17WG/DotZjuADdXKo+GXjcXtxj3Dpnq6DBcU/fqzI=; fh=Xh9owvwHKz6bG7kxSNDMzVBU/CvaJJ3Q0Zsk7SBcCMg=; b=Dh7j9P+Qd0/kXoJHj/pShhYxS4ufm6Sg/kv5N9WJ3r0ISnOHolFmLcKNCHI82VEpB7 kQIu/MTcCMmcPoqJu28yDIh9xKG6h5kR8nb+T8gTM+Cio8XSpAlTvWQK5vrSbZcrZGXf AdS/8sVgcRORIjjHRKiELwKGPcdmTk66Nwa1mny9LMGraSKvfQ93Q9FaaxlQ+V7hyi1Z HAgrKyKjLLHXLleoz7bPgAGFK2yfWl+lszsXEHZIO6fR8ncAA2Tm4FTLzkwumLa1ZUYy lxmFGeBBDIdZxMgA2g8nFgVAVZV7fbABoPrGrCkVVPxYVNI6wtFka/EmlcIPrsB8o4ZV NUPA==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ln08x9CR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483860; x=1736088660; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=dh17WG/DotZjuADdXKo+GXjcXtxj3Dpnq6DBcU/fqzI=; b=IYamHtSgVytRL68wBkgTMUvSfRnJrJpgYY347WjrlvQW5j50RE4jJH4KzQ2SLQKhez tcnRvpd27RDEWEXjaAUdKwvDd03w1G3AaXwlEpom/eXaol29IwKoQP91ZcLeI57Vci30 JakkFGgzpKoNk6af1RXyhZV5V+8rszBpdNc/Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483860; x=1736088660; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=dh17WG/DotZjuADdXKo+GXjcXtxj3Dpnq6DBcU/fqzI=; b=oErwTaaEw85NFrkCW7BrD+BkHEFtVcz3gf58jor6IZr9peg31FZcAzdBhDr5uUBwPm lP/Bmqv/p/5dbtKXkwKrddbhMXH6WUuB//AYj3rt0X/bACEPxTIEvpF9i0VSHR1sleEe zbe5437ERQD0xj9IHvNpd+sS4O12fb/BuyARJLyeSELY4CqtQg3Vks9kh/4aOIJRhgGn CLBtvCtYVy9vfLmmEiCN9D+5ra6iSlBxiJMKeIGY0uplY0CL4wwPP/zAI8JapC9vYkJV VCD17nqpaRr9YPMbVLlFekQQhoZWhpNP1VOPkbw5OWT2aUEpdvjEUavk4KTDztp2HdmD Doow== X-Forwarded-Encrypted: i=2; AJvYcCVLxP1kWH0xbeCDKr7F0Ude0feYRKpeVHC9Y7RLwGUJRYsDnNa1epPG0FnBjweHI3F82j0LU7X0+xAOnjW7@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwNDeii2hlUxY2ZAVbckQD1pQFRW71hSULXxxRR5o6K3pYd0Imf kRVae32xtx8lT/BuEL6HdCUOZS6lnK/xO2qPnqtgrtScmBE1Lh0QBQ1DmPneXD0sAg== X-Google-Smtp-Source: AGHT+IHYMDXlslF3zFdR7klrpOeED67USru2R/sfQhn1NdEMzbUVLV+HvU/5zzejfQzyICq+447ftg== X-Received: by 2002:a05:6402:2345:b0:5d0:abb8:7b2 with SMTP id 4fb4d7f45d1cf-5d81dd54381mr28181251a12.4.1735483860256; Sun, 29 Dec 2024 06:51:00 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:bb0d:0:b0:5d3:cdb1:60a with SMTP id 4fb4d7f45d1cf-5d88364fe0als190974a12.2.-pod-prod-06-eu; Sun, 29 Dec 2024 06:50:58 -0800 (PST) X-Received: by 2002:a17:907:6094:b0:aa6:4494:e354 with SMTP id a640c23a62f3a-aac3354cd1emr2164011766b.42.1735483858444; Sun, 29 Dec 2024 06:50:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483858; cv=none; d=google.com; s=arc-20240605; b=Mykh8zs1uyegrCypjOCa/Dbi6btiDtB5u0Cgm/hn6OAef3PJ9CcbYe5gdsnlE65HdQ 68pxPMnq1byoS+/vxBZX/XGu9y984FTNJieNde4tDhwzzlBsvmgMta9AIbqvubKrobA3 kSdYeOHlSuxH2HwugHf28FDvtj2h9t36j99vp4vaIJakyYFENvxWUzqOpWnBUNuCln5m W06ORmj7XWy/Z524Fk70EqyMdWRXyZpD1o4L+fQC/An7KckPoUldASSy7ZYsGPwVsyhb wT2ggAnDK+EY94UPlXLHfyZ+JoFr4PP5Du+AanwxNFB1JoboIADEar0Oud6aCaGQGc5N UXZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=aXOt2DStfgxzjFuE8T9ZB+qgm2XwGSAXjcE/H4FasAs=; fh=wKAqkX/zh+QR+hrT1E54GP1Qc3c+MR/u1426t/hKzhc=; b=CL9iq5Vg6Ep6IRcxm25AMVbLHfN+HlJEf18ket4p5yT1bRsorRsIL1crJe/Kkd9rBA x9QILGGnGLSM9cjPJy9J3s3+w7HRNTrY0idTwaHktRPAxWulKdink5xiB5VMJqdEJPAE JUwIZiHyGmJUiGn+bSXL7kWGGU6ueJcDsxKEEF+pK91ppTczTklAQ15qnjrn0NWGUle6 b9/R93W3vDCD2rdUuxG73CfLkC3wS0csNM++pvUnnW0Os/RtVBxdaKEcevXFI6wQGLKv 3n4ibjJcNAjVwbncqSTNgBbtN9pcn6mdRmp/69ZdRRfenrsjvqUtqJwM1Le0NlbZ/SL8 OU6Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ln08x9CR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0f015acasor647084866b.19.2024.12.29.06.50.58 for (Google Transport Security); Sun, 29 Dec 2024 06:50:58 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvHYNPD8irYLswekeWpBprZRoEbmHvZc4893BviA/7HJvr6FoJutenO8CPMd+a VXKge+9NqfOaD0MEweweoqof91l3qr7I9YyS1C3sAiMIDbADASbwzWLWF5FHZR6DyaX9UmTEN7W jWg0NW3kYbWLiNQ9VYQtgSXPrwgsMrP5zho4/qyJNJhAS78TNJdumXKgtiN8erWuoq2EPrlSFVy yzszJE/q0fCSqa8duKzOWydVr+oBne8C0SoGM+8on/vuaIp2WdW9YlNrLklDOB5eeghxMoCvU4o uwn9vtdnl0tfPcMl+dBRXA== X-Received: by 2002:a17:907:9621:b0:aa6:6f92:74b1 with SMTP id a640c23a62f3a-aac2ad7fa01mr3093170366b.13.1735483857971; Sun, 29 Dec 2024 06:50:57 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:57 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Krzysztof Kozlowski , Abel Vesa , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , Stephen Boyd , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 16/18] dt-bindings: clock: imx8m-clock: support spread spectrum clocking Date: Sun, 29 Dec 2024 15:49:40 +0100 Message-ID: <20241229145027.3984542-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Ln08x9CR; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The addition of DT bindings for enabling and tuning spread spectrum clocking generation can be applied specifically to the PLLs. The "" value for the fsl,ssc-method property is specifically intended to specify a "no SSC" case, as in the example, when you don't want to configure spread spectrum for one of the PLLs, thus avoiding the use of a method that would only make sense if SSC were being set. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- (no changes since v7) Changes in v7: - List the PLLs to strictly define the setup order for each of the added properties - Drop maxItems from "fsl,ssc-modfreq-hz" and "fsl,ssc-modrate-percent" properties - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - Improve the commit message - change minItems from 7 to 1 for all the ssc properties added - change maxItems from 10 to 4 for alle the ssc properties added - update the DTS example Changes in v4: - Drop "fsl,ssc-clocks" property. The other added properties now refer to the clock list. - Updated minItems and maxItems of - clocks - clock-names - fsl,ssc-modfreq-hz - fsl,ssc-modrate-percent - fsl,ssc-modmethod - Updated the dts examples Changes in v3: - Added in v3 - The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. .../bindings/clock/imx8m-clock.yaml | 47 +++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index d96570bf60dc..d347d630764a 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -43,6 +43,46 @@ properties: ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx8m-clock.h for the full list of i.MX8M clock IDs. + fsl,ssc-modfreq-hz: + description: + The values of modulation frequency (Hz unit) for each clock + supporting spread spectrum. + minItems: 1 + items: + - description: audio_pll1 + - description: audio_pll2 + - description: dram_pll + - description: video_pll + + fsl,ssc-modrate-percent: + description: + The percentage values of modulation rate for each clock + supporting spread spectrum. + minItems: 1 + items: + - description: audio_pll1 + - description: audio_pll2 + - description: dram_pll + - description: video_pll + + fsl,ssc-modmethod: + $ref: /schemas/types.yaml#/definitions/non-unique-string-array + description: | + The modulation techniques for each clock supporting spread + spectrum in this order:: + - audio_pll1 + - audio_pll2 + - dram_pll + - video_pll + minItems: 1 + maxItems: 4 + items: + enum: + - "" + - down-spread + - up-spread + - center-spread + required: - compatible - reg @@ -76,6 +116,10 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + fsl,ssc-modfreq-hz: false + fsl,ssc-modrate-percent: false + fsl,ssc-modmethod: false + else: properties: clocks: @@ -124,6 +168,9 @@ examples: clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", "dram_pll", "video_pll"; + fsl,ssc-modfreq-hz = <6818>, <0>, <0>, <2419>; + fsl,ssc-modrate-percent = <3>, <0>, <0>, <7>; + fsl,ssc-modmethod = "down-spread", "", "", "center-spread"; }; - | From patchwork Sun Dec 29 14:49:41 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3782 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2DADF3F174 for ; Sun, 29 Dec 2024 15:51:02 +0100 (CET) Received: by mail-ed1-f72.google.com with SMTP id 4fb4d7f45d1cf-5d3e77fd3b3sf10074959a12.0 for ; Sun, 29 Dec 2024 06:51:02 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483862; cv=pass; d=google.com; s=arc-20240605; b=iCXuJeg3HrJbwDmFm5VhQkGhPeZ7L1tkk87bGIdmGJ5xHtbPWXY76E+7nDyD59XvVd QwpQSkcc0gAv88DOoOcHuXtQ2WbkpEt3RR0rp/Z7kReHrc0xwTPtnj7Rl5eQJNot8D6G Tc6eHa1b1c3tNF/J73NprgAUmDrzAmm5Qk/WpSEO6EwCEmPQbA1zEdV2xG10Qji0ZDkr 9vkhqc0ZgoeMY+TC0kQR8bwIpi6/U1H+3mpNgktr40TxcIYYaWsWsA5uHidoVZQ9j5U3 pboRyec1fCPAk+aTBUSD2ud8uDvYV8+Nv9FeLHu2OJ8MxQIeEoqHhWGoI4XJLNw+MCAs ulXg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=vlcJsby7jA453afvnIdNpxDVpLARloppODt0st+9qDc=; fh=97/Kpdr4lnl9By1IRK+/AxQl3Wyv15xq8CKp1ZEMfTQ=; b=BoQAliTRyBQkcHsP6sspwXF6/X/YMogh3HgsTjTI2gOJ/JhhlcVPK0m1bVcd4YMkHS jNUmvFOJaVBeBS5N3vMSMyFVGFnitE4u13BOGG8l9pAY9Se9DsJcRJFxPwwMxnppgQwV 1rtF7E4siQcnCB+0Dg2vae0MpY1j1RapN0JVlZceoC7/vJ7Zab9RMCAT71FH/UHd3JW3 jweyzGhK5Dp2A+Adjr24p93FqUY0wFYGaREW3J5Yb2cUIalWdPyqFeIfyQyh4lqiwwjz Hh2IdrUt7sX3TXcY5D9QnCNo2dnWYSGVplfo8Z7ANukP0kYWBjw6xwuzdle+v4C0evZP tuIQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RcxUDned; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483862; x=1736088662; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=vlcJsby7jA453afvnIdNpxDVpLARloppODt0st+9qDc=; b=P948sjSissOqXw7oSzvZtfIDwszf47Wui8cidmzNVesi1GRBPnoV9F27WGAZy/xHc0 2qEG8Xrw8QOLIe6PTi0Cm+LHkTGNcSrQ6VPekFGX7RQ2LzoE05/a4patYGbylHktaTVc sufuxiIanDTmw0U8PVddMtO+/jMhaFu5PDspw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483862; x=1736088662; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vlcJsby7jA453afvnIdNpxDVpLARloppODt0st+9qDc=; b=BvwvcQEsbglartCLqCgNLIi9QR1eXQdV+97gk07JDt78dJrtDOe1h+jRMFy9HGDT/R RNwCTb4l+dtLRPzfXxpLPCQ+r8Sr0sTgqr8k7xSSOmIdv5gmnQffoEPTJxf0Xs6e9sAE qnlLrC5T9SEVLBHnqEbh/cYGainVTq6nGn0Xg8mLTCsrBJzNxsoMhrK6v/jLe17oN1Vm g7FfYJ+aWw0S3TDOAzQi2qOdGCUTvXStNe8DjoWIQ8U/PvR14kAa8nyNB7pNboGNxyUh /oKAIYPw7pZqI6GXBKK7yDX0aE5Wsxi6W8wgA+oBum2FeRSeEwELY9AbAlZaNsMW3CgI yavw== X-Forwarded-Encrypted: i=2; AJvYcCVlGJHnHr+FmLCuvuXr6W/gxdi5zr8R6MbZacGMomaL0DJcy2/hOnKA7u6tPmLe/5j1xq/C3rGQlypEYGlS@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YyhIixpvwl5iAqhFroQwT3FeVZ5XChD6EcbMZBVPn0YAlR8E+Xg qqIQtU7KR4CPZ+TdUm2rNkzIJEkZB6AKK9O5aCV2ki6m83jbduR1Sgn/YkL/nIFxDw== X-Google-Smtp-Source: AGHT+IFtE9UBlG89PP/sKhz7DTk3et5o3Hp9mm5gWkvxdyKwenSdofNTvs4aABY85zxbIk2aPtMSeQ== X-Received: by 2002:a05:6402:354b:b0:5d0:ef55:8451 with SMTP id 4fb4d7f45d1cf-5d81dd9c75emr32026769a12.8.1735483861841; Sun, 29 Dec 2024 06:51:01 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a50:9505:0:b0:5d3:d143:5a84 with SMTP id 4fb4d7f45d1cf-5d8c57b6af5ls488438a12.1.-pod-prod-03-eu; Sun, 29 Dec 2024 06:51:00 -0800 (PST) X-Received: by 2002:a17:907:1c16:b0:aaf:208:fd3f with SMTP id a640c23a62f3a-aaf0209031bmr1223161966b.13.1735483859963; Sun, 29 Dec 2024 06:50:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483859; cv=none; d=google.com; s=arc-20240605; b=j9KyReJJxRJySMyu6zm+k8bMKzKK54NFCoryym0Jf7ygE+gp/3D6w1ZWuI4in4cL1e qL0Yg5gn7ffoFAWBAKei6JwbOg4aB2+hpMqgO9CyLJXSOm6zvY7Y4K6BPJpg3Eyozmd9 SMV+wxPUfeH8VOlgl9AY33IOtZPcIVrhQoPz9c1HF01vZ/ZwfkFopzC9w4U1Hy8cUXQP bGeBE5eF6RjrmOFhTHCSTol6+laglhW76qJIWOu3n2hWl2+2qTwFbMJQ8gTnkttW8yL4 eLHWKllK7tNueJ9p4P9MJa1okFkiGqr1yEsC7dQyZGTe/2hcI0DqDfzq9v+Me9NuOZjr dlCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=jzsVBhjhlmiF36sGbiHfZNPUdaBOg5gbMlUQSL+IAZc=; fh=qtyXckgbBbLtvZf5GbbGzM1eq+vR1FBslTS8HapIlOs=; b=YuoL3KaqJ1kE+Qs3GRSk4K/k8MnxlMWvLD9uqHBPey+phg/WzuM2Eg4JMFAZhcXQHL /WSuJ+eOgNqgaMNmuOz3AA/SE1GWV0q5tbwlJ3PEA+fsRn4gfQBmX35K1eis2/uvpYYl DsnWrkuG5gsf92nbxARHItGCrOy3O9MyYd4eOFjlwreq1edD5GVdl0qqEP4us3LOvdp4 QQJKGr6YifX3GDdjcK2zBl2m007LeQGm7bp/RDl4d8KatKZlaharteoNkOxf2w6JN/X/ hk7+AzKjcLk0/UUkiL7ZDMQh8D2N1qJxpMhEwkLCBdZDQ3KICBVS6RL36CsYNQ0ljtaA 0EIg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RcxUDned; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-aac0ef1e8d0sor769361666b.13.2024.12.29.06.50.59 for (Google Transport Security); Sun, 29 Dec 2024 06:50:59 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncu4flz4hAoHf0eIJvcX/DSHIMSCKzzDuAv0BHYpCa7jhXTW58NfDKTqqcnJBSt e5Xoeokqx2XCtlTpMGOrBO6toL8tDm5zQk1duhqm74bNEGVcCdK5BzN+Wsrrj3l+ON3iTBaQm9t tnRNzI82z6KZPjSCMbsN4npNZuslz8jAMmzBa1Q9xc077AxPbqc0Zv9kAQ7puumTU9fg4TtZJcB 5dw7l8i9pM4r8LVspk9nMrfGg4kNB0VQY4Zhstm6HQvfsZKKZh/dWkhMZ0CKkyPAaWKx3YAYbiR Ibkalfi5n901L5O6xk7h/g== X-Received: by 2002:a17:906:f598:b0:aae:c3c1:1361 with SMTP id a640c23a62f3a-aaec3c1186fmr2529063966b.44.1735483859533; Sun, 29 Dec 2024 06:50:59 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:50:59 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Peng Fan , Abel Vesa , Fabio Estevam , Michael Turquette , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 17/18] clk: imx: pll14xx: support spread spectrum clock generation Date: Sun, 29 Dec 2024 15:49:41 +0100 Message-ID: <20241229145027.3984542-18-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=RcxUDned; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock (SSC) generation to the pll14xxx driver. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- (no changes since v7) Changes in v7: - Add 'Reviewed-by' tag of Peng Fan Changes in v6: - Update the code based on the changes made to the DT bindings drivers/clk/imx/clk-pll14xx.c | 134 ++++++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 16 ++++ 2 files changed, 150 insertions(+) diff --git a/drivers/clk/imx/clk-pll14xx.c b/drivers/clk/imx/clk-pll14xx.c index d63564dbb12c..c20f1ade9dff 100644 --- a/drivers/clk/imx/clk-pll14xx.c +++ b/drivers/clk/imx/clk-pll14xx.c @@ -20,6 +20,8 @@ #define GNRL_CTL 0x0 #define DIV_CTL0 0x4 #define DIV_CTL1 0x8 +#define SSCG_CTRL 0xc + #define LOCK_STATUS BIT(31) #define LOCK_SEL_MASK BIT(29) #define CLKE_MASK BIT(11) @@ -31,6 +33,10 @@ #define KDIV_MASK GENMASK(15, 0) #define KDIV_MIN SHRT_MIN #define KDIV_MAX SHRT_MAX +#define SSCG_ENABLE BIT(31) +#define MFREQ_CTL_MASK GENMASK(19, 12) +#define MRAT_CTL_MASK GENMASK(9, 4) +#define SEL_PF_MASK GENMASK(1, 0) #define LOCK_TIMEOUT_US 10000 @@ -40,6 +46,8 @@ struct clk_pll14xx { enum imx_pll14xx_type type; const struct imx_pll14xx_rate_table *rate_table; int rate_count; + bool ssc_enable; + struct imx_pll14xx_ssc ssc_conf; }; #define to_clk_pll14xx(_hw) container_of(_hw, struct clk_pll14xx, hw) @@ -347,6 +355,27 @@ static int clk_pll1416x_set_rate(struct clk_hw *hw, unsigned long drate, return 0; } +static void clk_pll1443x_enable_ssc(struct clk_hw *hw, unsigned long parent_rate, + unsigned int pdiv, unsigned int mdiv) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + struct imx_pll14xx_ssc *conf = &pll->ssc_conf; + u32 sscg_ctrl, mfr, mrr; + + sscg_ctrl = readl_relaxed(pll->base + SSCG_CTRL); + sscg_ctrl &= + ~(SSCG_ENABLE | MFREQ_CTL_MASK | MRAT_CTL_MASK | SEL_PF_MASK); + + mfr = parent_rate / (conf->mod_freq * pdiv * (1 << 5)); + mrr = (conf->mod_rate * mdiv * (1 << 6)) / (100 * mfr); + + sscg_ctrl |= SSCG_ENABLE | FIELD_PREP(MFREQ_CTL_MASK, mfr) | + FIELD_PREP(MRAT_CTL_MASK, mrr) | + FIELD_PREP(SEL_PF_MASK, conf->mod_type); + + writel_relaxed(sscg_ctrl, pll->base + SSCG_CTRL); +} + static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, unsigned long prate) { @@ -368,6 +397,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, writel_relaxed(FIELD_PREP(KDIV_MASK, rate.kdiv), pll->base + DIV_CTL1); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -408,6 +440,9 @@ static int clk_pll1443x_set_rate(struct clk_hw *hw, unsigned long drate, gnrl_ctl &= ~BYPASS_MASK; writel_relaxed(gnrl_ctl, pll->base + GNRL_CTL); + if (pll->ssc_enable) + clk_pll1443x_enable_ssc(hw, prate, rate.pdiv, rate.mdiv); + return 0; } @@ -542,3 +577,102 @@ struct clk_hw *imx_dev_clk_hw_pll14xx(struct device *dev, const char *name, return hw; } EXPORT_SYMBOL_GPL(imx_dev_clk_hw_pll14xx); + +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf) +{ + struct clk_pll14xx *pll = to_clk_pll14xx(hw); + + pll->ssc_enable = true; + memcpy(&pll->ssc_conf, conf, sizeof(pll->ssc_conf)); +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_enable_ssc); + +static int clk_pll14xx_ssc_mod_type(const char *name, + enum imx_pll14xx_ssc_mod_type *mod_type) +{ + int i; + struct { + const char *name; + enum imx_pll14xx_ssc_mod_type id; + } mod_types[] = { + { .name = "down-spread", .id = IMX_PLL14XX_SSC_DOWN_SPREAD }, + { .name = "up-spread", .id = IMX_PLL14XX_SSC_UP_SPREAD }, + { .name = "center-spread", .id = IMX_PLL14XX_SSC_CENTER_SPREAD } + }; + + for (i = 0; i < ARRAY_SIZE(mod_types); i++) { + if (!strcmp(name, mod_types[i].name)) { + *mod_type = mod_types[i].id; + return 0; + } + } + + return -EINVAL; +} + +static int clk_pll14xx_ssc_index(const char *pll_name) +{ + static const char *const pll_names[] = { + "audio_pll1", + "audio_pll2", + "dram_pll", + "video_pll" + }; + int i; + + for (i = 0; i < ARRAY_SIZE(pll_names); i++) { + if (!strcmp(pll_names[i], pll_name)) + return i; + } + + return -ENODEV; +} + +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf) +{ + int index, ret; + const char *s; + + if (!conf) + return -EINVAL; + + index = clk_pll14xx_ssc_index(pll_name); + if (index < 0) + return index; + + ret = of_property_read_u32_index(np, "fsl,ssc-modfreq-hz", index, + &conf->mod_freq); + if (ret) + return ret; + + ret = of_property_read_u32_index(np, "fsl,ssc-modrate-percent", index, + &conf->mod_rate); + if (ret) { + pr_err("missing fsl,ssc-modrate-percent property for %pOFn\n", + np); + return ret; + } + + ret = of_property_read_string_index(np, "fsl,ssc-modmethod", index, &s); + if (ret) { + pr_err("failed to get fsl,ssc-modmethod property for %pOFn\n", + np); + return ret; + } + + if (strlen(s) == 0) + return -ENODEV; + + ret = clk_pll14xx_ssc_mod_type(s, &conf->mod_type); + if (ret) { + pr_err("wrong fsl,ssc-modmethod property for %pOFn\n", np); + return ret; + } + + pr_debug("%s: SSC %s settings: mod_freq: %d, mod_rate: %d: mod_method: %s [%d]\n", + __func__, pll_name, conf->mod_freq, conf->mod_rate, s, conf->mod_type); + + return 0; +} +EXPORT_SYMBOL_GPL(imx_clk_pll14xx_ssc_parse_dt); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 50e407cf48d9..38e4a4cf253d 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -69,6 +69,18 @@ struct imx_pll14xx_clk { int flags; }; +enum imx_pll14xx_ssc_mod_type { + IMX_PLL14XX_SSC_DOWN_SPREAD, + IMX_PLL14XX_SSC_UP_SPREAD, + IMX_PLL14XX_SSC_CENTER_SPREAD, +}; + +struct imx_pll14xx_ssc { + unsigned int mod_freq; + unsigned int mod_rate; + enum imx_pll14xx_ssc_mod_type mod_type; +}; + extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; @@ -489,4 +501,8 @@ struct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible, struct clk_hw *imx_anatop_get_clk_hw(struct device_node *np, int id); +void imx_clk_pll14xx_enable_ssc(struct clk_hw *hw, struct imx_pll14xx_ssc *conf); +int imx_clk_pll14xx_ssc_parse_dt(struct device_node *np, const char *pll_name, + struct imx_pll14xx_ssc *conf); + #endif From patchwork Sun Dec 29 14:49:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dario Binacchi X-Patchwork-Id: 3783 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2B0E83F174 for ; Sun, 29 Dec 2024 15:51:05 +0100 (CET) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-5d09962822bsf996777a12.1 for ; Sun, 29 Dec 2024 06:51:05 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1735483865; cv=pass; d=google.com; s=arc-20240605; b=f70Mu9r7vHn7y7RBsl5iWbGOsOBQVjDiUkRvr+oeeuulHCzvoAPa0uaDuGx9W6eQ00 6+PBFivrGDjCjkM9KQgkpRYGfc2SzTnLTp7MnWj0FPjuRzEwpUy0wzWre48iR6hiK629 9swyTeUGBjidXuYRH/A/H+TpZw2eWn3VUM5gW999ec17M2I2uN8M4w37j1EXfEztefAp TMnbWKuvrcFlZ/WUQKrCxITSClf+RJpmRDrLXcqjn66FNtbgKQIFapRVbTsNy28PI5Yu 9uRYHB5EPqO6k6BBXKgnTTKj7Yk+3qIxb4kr8wz2KhdfMPIf6Znwijz+2Bfrfdb8Sa+A UTNQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=+kTpyKw7kJkddxrSzbV4edW+GArfJkeYcLiTQqR8NxU=; fh=QtKPhS/BCs5VY/Gy8BmDSZH6H1x0YJzMfayzWyS57OY=; b=eq4qgpSGN6N2MZz/iuLxzmjzWuJCzlr896LagRXAHcL25RL8yI6jd94pMjZTs54KVD qMwnirbP7BN5vcWjXwPHAmavBEdHtdYP9Je0v/Cf6QWXsbKSi0VXFOuy7kMLKaz8od4R yEXjuDJmh8EJPheFJwOsnCKJj27q6x87Yconfj/xoIoZ4fny1BHyNX6rR/trp5ZkLND9 ig+Z5JgTFbC9zPvRJtvcclmV+5FmYzkr8VpOPFOL9iuHEqJj8AwzVdPbKdLbbCZG6+Q8 ApbZyjbM8XLLAq6jN74l3yafrW3RnHoiEOd5hUgN4gGd114vZUKu7reduQH2nOGXiQgB +g/A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Cp6VmmKJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1735483865; x=1736088665; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=+kTpyKw7kJkddxrSzbV4edW+GArfJkeYcLiTQqR8NxU=; b=Qlqb9ARfvdmdOluRmkyexLwBDiLJHioGhRMTpoOJ1N7JX+3Qn0faJe+rRahAsIDtOR ayhQosV/O/NI5REEATYzYD91iHbBiqptvLI4/KOep9qBMWsCfOP5qiAZv1H9IbmLLeHs P83SlDWgkvwOJ+8y09t1HGGCZML9X2rQ3hweE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1735483865; x=1736088665; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=+kTpyKw7kJkddxrSzbV4edW+GArfJkeYcLiTQqR8NxU=; b=hyF0Qeo2eJRT1DfNlqzSUVo0vwtkxpMcqPE5cJXFU1IlZ9agg2FMbL5WmRjFFm326P w6GP+V8mFunJvc/FiC8660OYqVwiY0Gu4NhXpOBcawlZ/SRWCgDcwY8zAQrvw3Hbg53R iEAqZLz1qanL8HaZiRkHH7SzSwwlbqoddgUv5H8tBVynAuY/CTWlRuCpFGfIlyFu61O4 kmYPkHHXad3FMytRwtaLq0eFvZz2w5E3MPqv5XfLSCZuvFvCjN8u9AjJaVwFWLwulG3h ErgKBcgopxtokC067UJ868FNFxMII4/Q2Hp9VeFYAE1ttQfStWrB+xE6mnRZaQDEVCGX 4WJg== X-Forwarded-Encrypted: i=2; AJvYcCWZBX57EiGGW/qNhOt1F4Z2cU8ZsKGXhrr+ID00qXZJJdAWx1UjCBU7ZOh6z/YjXYXhzIRduy66hGKeuLK5@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yz/NMQb09x4WWDMnKih33Q+LBO6umeh+UecepJgns6vOtAgOk4J 49Kdl9zGKpev0mEGuYG0D6yXKLGOoRrzntPy7snt79cl/xs4uUQEsW9hGZHKnXKRFw== X-Google-Smtp-Source: AGHT+IHNT+mu6o4/LJ1d7hysAisowoXK1vnR0/ClM9LBi4PvujinOSYwCguUoN5SsQr9evd2/8GHsQ== X-Received: by 2002:a05:6402:210b:b0:5d3:d19e:6d57 with SMTP id 4fb4d7f45d1cf-5d81de0669fmr25030396a12.34.1735483864840; Sun, 29 Dec 2024 06:51:04 -0800 (PST) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:6402:550d:b0:5d0:bcd8:21e with SMTP id 4fb4d7f45d1cf-5d88fd7ff8fls225967a12.0.-pod-prod-06-eu; Sun, 29 Dec 2024 06:51:03 -0800 (PST) X-Received: by 2002:a05:6402:4405:b0:5d8:16ea:cfb4 with SMTP id 4fb4d7f45d1cf-5d81dd7d02cmr31183475a12.8.1735483863053; Sun, 29 Dec 2024 06:51:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1735483863; cv=none; d=google.com; s=arc-20240605; b=H1+YTsvCfxAk1gTAok3SjkX8c3NlB4IJCgyhBYlGrXXMlvMXGk1rZ6g+bdXb0E87fR F+RIAfhUValro9oDXAoKaBYKh8E2buT5WhF6bpTZvnx9mdmHjyOV7qIHsRCwCUcV3HLt Hr+PTX0/6CCPsxmuMcDc03Aq8Pcg73ldi4ANc1qerkPstj8/vVHtmUlddJFAbN50Nx+1 davZqxxH8Xu++xTyrkdgDN93/XQaAQsogaLbEwOw1n9+hnecds4ZcqQqoMdYB61d5NDX tEvn0lzLb4GAP4MRu9jv+/mYqOMq3dd/VmZJy/KlvvBFxqIeqU5wu0KFM4P2fCfIjQWX b6Rg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=6wKU7hDbBAEhh5ugFEv8c2E//GwNCMwODyh4qXAxbC4=; fh=u/u80m6tBSaxW7VWG5AQatIbYzkIAnRGhZp/RTASK5o=; b=lbyt1a/RJR3QMi0riTjTvybYokLnB+z185QremYAMlRfRuyHVGMEaxbeR2q3KmvWvA Bl1cn1K4c378cClNOMMt9NvI8HiLqVHQYdNAGQjxfJheGxRFveq7a4YvE8aUJjuSlAZs F+xtsWJj+OB9N2bzO3wV6oYrTaJbmbmNkufMzF6Ap/WhjksgMXDj9hLoospWdtBff3yZ fw8O/jd64MSDByeWr81Zrj+3jmYOfypVZEZdvWSQHxZ7GpZuVvrbI8Xf+wb21CCh7f4N MElJlCHojalH16M52WDc27e2OX/csBmF7Vc6aYMyUmZ37X+iaWr+ZrGyK5ExmBROxmif nfJA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Cp6VmmKJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id 4fb4d7f45d1cf-5d806fc78adsor6103309a12.8.2024.12.29.06.51.03 for (Google Transport Security); Sun, 29 Dec 2024 06:51:03 -0800 (PST) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsG06MzZthfki36VaXodJiDob+WyPf4t6K0OqsJAEj1/NaFr2+laxRSylWah01 JW227ZxSO6y7RhIhGE9f+fg/KG3DgE9WgfiYj0ovP6d9NHFrgVJN2XDQxVkNPKo4+FVBHC9a/wU sfxxxtBgeOhaNBrUAjK97h1jn/NpCjjMSyiIiPo2PO8zDSU9jyY8Ur46CXeXkOX/4DnqA5IS+ms i3ymF8Z+b49QpNKFTCCQbx3gfD9Wu0jrEvmA3iwSKXaRdNVAdKLNtInVh7KrKibGDvZCNJS8vWg NaAX9mBBmoWNVfvWNXCpnA== X-Received: by 2002:a17:907:2d2c:b0:aa6:8b38:52a3 with SMTP id a640c23a62f3a-aac33787557mr2382898066b.50.1735483861073; Sun, 29 Dec 2024 06:51:01 -0800 (PST) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.43.175]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-aac0e895080sm1362084466b.47.2024.12.29.06.50.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Dec 2024 06:51:00 -0800 (PST) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Dario Binacchi , Abel Vesa , Fabio Estevam , Michael Turquette , Peng Fan , Pengutronix Kernel Team , Sascha Hauer , Shawn Guo , Stephen Boyd , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v8 18/18] clk: imx8mn: support spread spectrum clock generation Date: Sun, 29 Dec 2024 15:49:42 +0100 Message-ID: <20241229145027.3984542-19-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> References: <20241229145027.3984542-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=Cp6VmmKJ; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add support for spread spectrum clock generation for the audio, video, and DRAM PLLs. Signed-off-by: Dario Binacchi Reviewed-by: Peng Fan --- Changes in v8: - Drop the patches added in version 7: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v7: - Add and manage fsl,anatop property as phandle to the anatop node with the new patches: - 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop - 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM - 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM - 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM - 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM Changes in v6: - Merge patches: 10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop 11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop 12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop to 05/20 dt-bindings: clock: imx8m-anatop: define clocks/clock-names now renamed 05/18 dt-bindings: clock: imx8m-anatop: add oscillators and PLLs - Split the patch 15/20 dt-bindings-clock-imx8m-clock-support-spread-spectru.patch into 12/18 dt-bindings: clock: imx8m-clock: add PLLs 16/18 dt-bindings: clock: imx8m-clock: support spread spectrum clocking Changes in v5: - Fix compilation errors. - Separate driver code from dt-bindings Changes in v4: - Add dt-bindings for anatop - Add anatop driver - Drop fsl,ssc-clocks from spread spectrum dt-bindings Changes in v3: - Patches 1/8 has been added in version 3. The dt-bindings have been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a syscon, so it represents a memory area accessible by ccm (imx8m-clock.yaml) to setup the PLLs. - Patches {3,5}/8 have been added in version 3. - Patches {4,6,8}/8 use ccm device node instead of the anatop one. Changes in v2: - Add "allOf:" and place it after "required:" block, like in the example schema. - Move the properties definition to the top-level. - Drop unit types as requested by the "make dt_binding_check" command. drivers/clk/imx/clk-imx8mn.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/imx/clk-imx8mn.c b/drivers/clk/imx/clk-imx8mn.c index c3a3d063d58e..090b5924fa01 100644 --- a/drivers/clk/imx/clk-imx8mn.c +++ b/drivers/clk/imx/clk-imx8mn.c @@ -306,6 +306,7 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) struct device *dev = &pdev->dev; struct device_node *np = dev->of_node, *anp; void __iomem *base; + struct imx_pll14xx_ssc ssc_conf; int ret; base = devm_platform_ioremap_resource(pdev, 0); @@ -344,9 +345,21 @@ static int imx8mn_clocks_probe(struct platform_device *pdev) hws[IMX8MN_SYS_PLL3_REF_SEL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_SYS_PLL3_REF_SEL); hws[IMX8MN_AUDIO_PLL1] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL1); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll1", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL1], &ssc_conf); + hws[IMX8MN_AUDIO_PLL2] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_AUDIO_PLL2); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "audio_pll2", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_AUDIO_PLL2], &ssc_conf); + hws[IMX8MN_VIDEO_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_VIDEO_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "video_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_VIDEO_PLL], &ssc_conf); + hws[IMX8MN_DRAM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_DRAM_PLL); + if (!imx_clk_pll14xx_ssc_parse_dt(np, "dram_pll", &ssc_conf)) + imx_clk_pll14xx_enable_ssc(hws[IMX8MN_DRAM_PLL], &ssc_conf); + hws[IMX8MN_GPU_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_GPU_PLL); hws[IMX8MN_M7_ALT_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_M7_ALT_PLL); hws[IMX8MN_ARM_PLL] = imx_anatop_get_clk_hw(anp, IMX8MN_ANATOP_ARM_PLL);