From patchwork Thu May 15 21:20:22 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Nazzareno Trimarchi X-Patchwork-Id: 4037 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wr1-f69.google.com (mail-wr1-f69.google.com [209.85.221.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id E49E03F049 for ; Thu, 15 May 2025 23:20:36 +0200 (CEST) Received: by mail-wr1-f69.google.com with SMTP id ffacd0b85a97d-3a0b570a73esf874607f8f.1 for ; Thu, 15 May 2025 14:20:36 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1747344036; cv=pass; d=google.com; s=arc-20240605; b=fdNFz5QP0RBDnt+KcuXJFygB94QLxTQ/DEKVoL8UeQW2/Aa4NZ19tlSUbg8tH4k0Jw hpnuvF7BMiQZ90rLyjQ4LfJXkpkUKpbsZZY+m/q42QoPa+IUMiVu4uF9Klm22+SO7z1B ieihCxZRAEnBwiOP32QcknYt/W2dn/T6bmGjn0I/m79wc/5IUNjGyKg2DQMDcdf4NA53 BHRW365aPtfmgCXvLzle0PBgrVnYiRRNK3T7+zIMu7Ekb5g8RCTQ9eGVpSeOcLh9SlaI Z+D8PsCOO5x5El8K7/MOJt0isXg5cBWkpknmb0b2IhlI8ukZUmpILTqD5YrDuDNvV+zR lONw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:to :from:dkim-signature; bh=Za09rNLF+MqD3TJne/9Psb7qVzrNwqjitkkkae2ypL4=; fh=5NR0WyYHjsC3Rbws7++B0zMZpvjNpz9tfY7DicaQEoA=; b=IK7cmd0Z/YAScCN2zMkQDBsuATVa57XdA/QuKh3y7WJhNM2GZ3Mqr5GUeCLckw8fD7 qG3PeqK+HnGbbWiPzndoFzoUHuHKl/YGuiVwM7FNQb8XFSOCnzBcE1xQ1qMiOhhD1rfp xkrCBgZpfknUHjYK2YNYtCW9//X/Y0Qqej4hEZURVPd5/ga2a0tXVcrhFjPovkKXunuv vinWztKnuOrHFUS+aMNZCofIk+pDbiKyyRxGYwycL/oxMACfMq6tjsW5spPWJq3MRM8N PtQCNxehF9Yu1Wd3sQQ4jd+citVMrfMzWWKj8JiNEkQcdgjz5wbXRkaxPirRaPGXkt0M mJlw==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PfuVnG7E; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1747344036; x=1747948836; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:to:from:from :to:cc:subject:date:message-id:reply-to; bh=Za09rNLF+MqD3TJne/9Psb7qVzrNwqjitkkkae2ypL4=; b=aPcG864/W4v67cTAIkbIEVrj6kfZeau4lvcY9kGrovW8jc8kdmrwz17xgaOxek88gs hUKhJpOeW8WWNJFV66htSqiPBjTyLYmQq0gHBMGA8Set2h140FOxHXGvzA8cS53vgYkB dgyLg5wjXc0IoRd1ZGd+HzMtp4eZ2VxgykWCo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747344036; x=1747948836; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:to:from:x-beenthere:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=Za09rNLF+MqD3TJne/9Psb7qVzrNwqjitkkkae2ypL4=; b=otJci+rjUybXQLk396aVUAifMJOJcFnllj/q6IyUMu/g74FkhSmNGXjhh6bcjFbZ09 rNFZ7JXzNX5Pw1Nrh940zRlFfnhVnbjjlJ0QtRC9rDRHTwq4iYREkbzm0Xv8PUk6febB OIqG2LWKk8OOrPsrF6AgRizo+VOFeylqEfLr4A+QX5xnM8NhzYcM1goLVwOWvB1Z1vAE U8Ku/6XmDrhlKwBJmmt75dLPVb6TnZroQC34NMbaZgcMym1qs1uQaV3xzuo3KQDWbyrb AbHT5KFWP5q29xZ/kidWFCTuQNbHutjlgiHengb5X9UcwuUkG8EbX9N93CJMY1UtoZXW tjAw== X-Forwarded-Encrypted: i=2; AJvYcCUU1FI/RNhBOjZ7Z4+8qZ0XhlMnjBjIoL6eGXaihxJQEvvqNfkhFkJUMoQm4EqjrGZr8GxMmsVmCgvxrr21@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YwHnNkgM6KGqovau7IKpbOsHHEpk/nsyGd0XnMEq9XzKIta0OLN CR7HH5wpYHxmU+4VVBxL2aFX6ZDJL30IloLLq9dZleZX01J/knpkKg2+GNwlsfMH/w8QMA== X-Google-Smtp-Source: AGHT+IHLNAx6vfGc3bUTN6X/d22EeygA7IAQ+kn52yZGyIw9VT8fjX4nDrjjH3XvZhs2vlGc0B1D7g== X-Received: by 2002:a05:6000:2503:b0:3a0:7fd4:2848 with SMTP id ffacd0b85a97d-3a35c84ade8mr1398764f8f.52.1747344036396; Thu, 15 May 2025 14:20:36 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h=AVT/gBF/cMt45jA+UWQV/Sm2T0DwI3bgcteXHYqfJkOcKnUT+A== Received: by 2002:a05:6000:1847:b0:39a:c467:8d12 with SMTP id ffacd0b85a97d-3a3513aed03ls698292f8f.1.-pod-prod-02-eu; Thu, 15 May 2025 14:20:34 -0700 (PDT) X-Received: by 2002:a05:6000:2305:b0:3a0:7f9c:189a with SMTP id ffacd0b85a97d-3a35c7dd97fmr1291402f8f.0.1747344033975; Thu, 15 May 2025 14:20:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1747344033; cv=none; d=google.com; s=arc-20240605; b=DC6YQAxQ+8uIo+a28f5TblpezZTuMi+BR7ng14tMrDvN4J3XNUpudA81ZSPWidpMtQ VZcahBZIAkWgfKN/V3pwkXAyIOwAOviTuIEo+AvQ1Uob/uBkoZnYvhatWFQf3kldPTW6 dw/1rU2lm0M0hSzhHhPS6lOZnPh4nzupuPojCfXAghQFGYqzrKSe+Rct5Ev+sLiJUMrN M1R9/jTYWhiMTE6crPOccG/vfrXnISaTLuWW1yYRN1hu0nAV6FOP1VL8UUBee3FWsyRK 3w7FtliQdU7tI/Efl/BVod92/DOnXHxUcFtdqIPvUQcgaJRhFZuc9OabCRDbToIV103D ZUUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:message-id:date:subject:to :from:dkim-signature; bh=0dAaR63cRBxUV1DCG/80tfQnLmQLpUUwibTFZtaiUP0=; fh=MkUrL5efMPF+Y084j8ve5VeRLyjhlmvKKCp+WxPK8nM=; b=aldHTOBynxiiveSfKoQPhg2id7GB/rPWuQX4rV/EQob9hJizoxt6lgAJfIjk2NBrns 3txH8SrE+Tgo9QgfCwz0kNVWXVPH8Gf3HFPhsZXmUZR+XRGH65Fq9W4g5OIa6WolyN6t BzvfbebaHZNHzoUwOJ2G0jXLVse0jkXM2X2V5BA7/6v0GiT0TV6E50o/Z9fPYxrG/OuN qXsmmkJU05+u8bMxHL7W7GxQZaDKNcaiL/a0yb6mMCW7S9ouXLsnXzlmE84IwgT+Mu7c Foinen9azvLwEoQxEhctktMkIqnR6ZgfZRSz8ETlV0wMGPLnL7LjkKC2z+MagWV8wtdm 9vbg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PfuVnG7E; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id ffacd0b85a97d-3a35ca8ad8fsor191313f8f.9.2025.05.15.14.20.33 for (Google Transport Security); Thu, 15 May 2025 14:20:33 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuzBj1cv8UTxdNo8ph5sipSZdu1iX07iqsyWrL4/VT0M02xM0AJ2SalqhPkLka 0yT+SOMPn8bn11APs3/yFC7mzuSXekjutCq7vNZql76h9OFo6RBHg88BCfwfLgMiqxm0IJzb650 0fo3XZRM/AqqKCJBqN2IBGcrUc8NBz1YDx16XtHoiLrH7oe7JfjvF9tuXnz4lJSVczfcOYlfw/k PvswqXkH4vWnP0F9vI1y1RY1Li+HYmuskprYu4XJp/sSKMTlwwCxFRueUPBquoqL5cTwBlz1n2J 8jVmQW6+dgnoMr+nBGI2sYiBihl72w8zg0EKwxb6Jq99kqppQN8v0LHFkZDCHuKyofmz7uaU5S6 MS7L8WZfX060= X-Received: by 2002:a05:6000:144d:b0:3a3:4b95:a6ad with SMTP id ffacd0b85a97d-3a35c847d65mr1381141f8f.44.1747344033154; Thu, 15 May 2025 14:20:33 -0700 (PDT) Received: from panicking.amarulasolutions.com ([77.24.118.205]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a360b0b766sm5974f8f.56.2025.05.15.14.20.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 May 2025 14:20:32 -0700 (PDT) From: Michael Trimarchi To: linux-amarula@amarulasolutions.com, Michael Trimarchi , Dario Binacchi , Simon Holesch Subject: [PATCH] clk: imx: add i.MX6UL clk driver Date: Thu, 15 May 2025 23:20:22 +0200 Message-ID: <20250515212022.2181555-1-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PfuVnG7E; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add i.MX6UL clk driver for i.MX6UL CLK driver model usage Signed-off-by: Michael Trimarchi --- drivers/clk/imx/Kconfig | 8 ++ drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-imx6ul.c | 210 +++++++++++++++++++++++++++++++++++ 3 files changed, 219 insertions(+) create mode 100644 drivers/clk/imx/clk-imx6ul.c diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index d17a54fb9b3..705d4a8e2ac 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -14,6 +14,14 @@ config CLK_IMX6Q help This enables DM/DTS support for clock driver in i.MX6Q platforms. +config CLK_IMX6UL + bool "Clock support for i.MXUL" + depends on ARCH_MX6 + select CLK + select CLK_CCF + help + This enables DM/DTS support for clock driver in i.MX6UL platforms. + config CLK_IMX8 bool "Clock support for i.MX8" depends on ARCH_IMX8 diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index a89ee7acb12..b10221a195c 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -4,6 +4,7 @@ obj-$(CONFIG_$(PHASE_)CLK_CCF) += clk-gate2.o clk-pllv3.o clk-pfd.o obj-$(CONFIG_$(PHASE_)CLK_IMX6Q) += clk-imx6q.o +obj-$(CONFIG_$(PHASE_)CLK_IMX6UL) += clk-imx6ul.o obj-$(CONFIG_CLK_IMX8) += clk-imx8.o ifdef CONFIG_CLK_IMX8 diff --git a/drivers/clk/imx/clk-imx6ul.c b/drivers/clk/imx/clk-imx6ul.c new file mode 100644 index 00000000000..3cd9658c67a --- /dev/null +++ b/drivers/clk/imx/clk-imx6ul.c @@ -0,0 +1,210 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2025 Amarula Solutions Software Engineering + * Michael Trimarchi, Amarula Solutions Software Engineering, michael@amarulasolutions.com + */ + +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +static int imx6ul_clk_request(struct clk *clk) +{ + debug("%s: request clk id %ld\n", __func__, clk->id); + + if (clk->id < IMX6UL_CLK_DUMMY || clk->id >= IMX6UL_CLK_END) { + printf("%s: Invalid clk ID #%lu\n", __func__, clk->id); + return -EINVAL; + } + + return 0; +} + +static struct clk_ops imx6ul_clk_ops = { + .request = imx6ul_clk_request, + .set_rate = ccf_clk_set_rate, + .get_rate = ccf_clk_get_rate, + .enable = ccf_clk_enable, + .disable = ccf_clk_disable, +}; + +static const char *const pll_bypass_src_sels[] = { "osc", "dummy", }; +static const char *const pll3_bypass_sels[] = { "pll3", "pll3_bypass_src", }; +static const char *const bch_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; +static const char *const gpmi_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; +static const char *const enfc_sels[] = { "pll2_pfd0_352m", "pll2_bus", "pll3_usb_otg", "pll2_pfd2_396m", "pll3_pfd3_454m", "dummy", "dummy", "dummy", }; +static const char *const usdhc_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; +static const char *const periph_sels[] = { "periph_pre", "periph_clk2", }; +static const char *const perclk_sels[] = { "ipg", "osc", }; +static const char *const periph_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", + "pll2_pfd0_352m", "pll2_198m", }; +static const char *const uart_sels[] = { "pll3_80m", "osc", }; +static const char *const ecspi_sels[] = { "pll3_60m", "osc", }; + +static int imx6ul_clk_probe(struct udevice *dev) +{ + void *base; + + /* Anatop clocks */ + base = (void *)ANATOP_BASE_ADDR; + + clk_dm(IMX6UL_CLK_PLL2, + imx_clk_pllv3(dev, IMX_PLLV3_GENERIC, "pll2_bus", "osc", + base + 0x30, 0x1)); + clk_dm(IMX6UL_CLK_PLL3_USB_OTG, + imx_clk_pllv3(dev, IMX_PLLV3_USB, "pll3_bypass", "osc", + base + 0x10, 0x3)); + clk_dm(IMX6UL_CLK_PLL3, + imx_clk_pllv3(dev, IMX_PLLV3_USB, "pll3", "osc", + base + 0x10, 0x3)); + + clk_dm(IMX6UL_CLK_PLL3_USB_OTG, + imx_clk_gate(dev, "pll3_usb_otg", "pll3_bypass", base + 0x10, 13)); + clk_dm(IMX6UL_CLK_PLL3_80M, + imx_clk_fixed_factor(dev, "pll3_80m", "pll3_usb_otg", 1, 6)); + clk_dm(IMX6UL_CLK_PLL3_60M, + imx_clk_fixed_factor(dev, "pll3_60m", "pll3_usb_otg", 1, 8)); + clk_dm(IMX6UL_CLK_PLL2_PFD0, + imx_clk_pfd("pll2_pfd0_352m", "pll2_bus", base + 0x100, 0)); + clk_dm(IMX6UL_CLK_PLL2_PFD1, + imx_clk_pfd("pll2_pfd1_594m", "pll2_bus", base + 0x100, 1)); + clk_dm(IMX6UL_CLK_PLL2_PFD2, + imx_clk_pfd("pll2_pfd2_396m", "pll2_bus", base + 0x100, 2)); + clk_dm(IMX6UL_CLK_PLL2_PFD3, + imx_clk_pfd("pll2_pfd3_396m", "pll2_bus", base + 0x100, 3)); + clk_dm(IMX6UL_CLK_PLL6, + imx_clk_pllv3(dev, IMX_PLLV3_ENET, "pll6", "osc", base + 0xe0, 0x3)); + clk_dm(IMX6UL_CLK_PLL6_ENET, + imx_clk_gate(dev, "pll6_enet", "pll6", base + 0xe0, 13)); + + /* CCM clocks */ + base = dev_read_addr_ptr(dev); + if (!base) + return -EINVAL; + + clk_dm(IMX6UL_PLL3_BYPASS, + imx_clk_mux_flags(dev, "pll3_bypass", base + 0x10, 16, 1, + pll3_bypass_sels, ARRAY_SIZE(pll3_bypass_sels), CLK_SET_RATE_PARENT)); + + clk_dm(IMX6UL_CLK_GPMI_SEL, + imx_clk_mux(dev, "gpmi_sel", base + 0x1c, 19, 1, gpmi_sels, ARRAY_SIZE(gpmi_sels))); + clk_dm(IMX6UL_CLK_BCH_SEL, + imx_clk_mux(dev, "bch_sel", base + 0x1c, 18, 1, bch_sels, ARRAY_SIZE(bch_sels))); + clk_dm(IMX6UL_CLK_USDHC1_SEL, + imx_clk_mux(dev, "usdhc1_sel", base + 0x1c, 16, 1, + usdhc_sels, ARRAY_SIZE(usdhc_sels))); + clk_dm(IMX6UL_CLK_USDHC2_SEL, + imx_clk_mux(dev, "usdhc2_sel", base + 0x1c, 17, 1, + usdhc_sels, ARRAY_SIZE(usdhc_sels))); + clk_dm(IMX6UL_CLK_ECSPI_SEL, + imx_clk_mux(dev, "ecspi_sel", base + 0x38, 18, 1, ecspi_sels, + ARRAY_SIZE(ecspi_sels))); + clk_dm(IMX6UL_CLK_UART_SEL, + imx_clk_mux(dev, "uart_sel", base + 0x24, 6, 1, uart_sels, ARRAY_SIZE(uart_sels))); + clk_dm(IMX6UL_CLK_ENFC_SEL, + imx_clk_mux(dev, "enfc_sel", base + 0x2c, 15, 3, enfc_sels, ARRAY_SIZE(enfc_sels))); + clk_dm(IMX6UL_CLK_PERCLK_SEL, + imx_clk_mux(dev, "perclk_sel", base + 0x1c, 6, 1, perclk_sels, ARRAY_SIZE(perclk_sels))); + + clk_dm(IMX6UL_CLK_ENFC_PRED, + imx_clk_divider(dev, "enfc_pred", "enfc_sel", + base + 0x2c, 18, 3)); + clk_dm(IMX6UL_CLK_ENFC_PODF, + imx_clk_divider(dev, "enfc_podf", "enfc_pred", + base + 0x2c, 21, 6)); + clk_dm(IMX6UL_CLK_GPMI_PODF, + imx_clk_divider(dev, "gpmi_podf", "gpmi_sel", + base + 0x24, 22, 3)); + clk_dm(IMX6UL_CLK_BCH_PODF, + imx_clk_divider(dev, "bch_podf", "bch_sel", + base + 0x24, 19, 3)); + clk_dm(IMX6UL_CLK_PERCLK, + imx_clk_divider(dev, "perclk", "perclk_sel", + base + 0x1c, 0, 6)); + clk_dm(IMX6UL_CLK_USDHC1_PODF, + imx_clk_divider(dev, "usdhc1_podf", "usdhc1_sel", + base + 0x24, 11, 3)); + clk_dm(IMX6UL_CLK_USDHC2_PODF, + imx_clk_divider(dev, "usdhc2_podf", "usdhc2_sel", + base + 0x24, 16, 3)); + clk_dm(IMX6UL_CLK_ECSPI_PODF, + imx_clk_divider(dev, "ecspi_podf", "ecspi_sel", + base + 0x38, 19, 6)); + clk_dm(IMX6UL_PLL3_BYPASS_SRC, + imx_clk_mux(dev, "pll3_bypass_src", + base + 0x10, 14, 1, pll_bypass_src_sels, ARRAY_SIZE(pll_bypass_src_sels))); + + clk_dm(IMX6UL_CLK_ECSPI1, + imx_clk_gate2(dev, "ecspi1", "ecspi_podf", base + 0x6c, 0)); + clk_dm(IMX6UL_CLK_ECSPI2, + imx_clk_gate2(dev, "ecspi2", "ecspi_podf", base + 0x6c, 2)); + clk_dm(IMX6UL_CLK_ECSPI3, + imx_clk_gate2(dev, "ecspi3", "ecspi_podf", base + 0x6c, 4)); + clk_dm(IMX6UL_CLK_ECSPI4, + imx_clk_gate2(dev, "ecspi4", "ecspi_podf", base + 0x6c, 6)); + + clk_dm(IMX6UL_CLK_USBOH3, + imx_clk_gate2(dev, "usboh3", "ipg", base + 0x80, 0)); + clk_dm(IMX6UL_CLK_USDHC1, + imx_clk_gate2(dev, "usdhc1", "usdhc1_podf", base + 0x80, 2)); + clk_dm(IMX6UL_CLK_USDHC2, + imx_clk_gate2(dev, "usdhc2", "usdhc2_podf", base + 0x80, 4)); + +#if CONFIG_IS_ENABLED(NAND_MXS) + clk_dm(IMX6UL_CLK_PER_BCH, + imx_clk_gate2(dev, "per_bch", "bch_podf", base + 0x78, 12)); + clk_dm(IMX6UL_CLK_GPMI_BCH_APB, + imx_clk_gate2(dev, "gpmi_bch_apb", "bch_podf", base + 0x78, 24)); + clk_dm(IMX6UL_CLK_GPMI_BCH, + imx_clk_gate2(dev, "gpmi_bch", "gpmi_podf", base + 0x78, 26)); + clk_dm(IMX6UL_CLK_GPMI_IO, + imx_clk_gate2(dev, "gpmi_io", "enfc_podf", base + 0x78, 28)); + clk_dm(IMX6UL_CLK_GPMI_APB, + imx_clk_gate2(dev, "gpmi_apb", "bch_podf", base + 0x78, 30)); +#endif + + clk_dm(IMX6UL_CLK_PERIPH_PRE, + imx_clk_mux(dev, "periph_pre", base + 0x18, 18, 2, periph_pre_sels, + ARRAY_SIZE(periph_pre_sels))); + clk_dm(IMX6UL_CLK_PERIPH, + imx_clk_busy_mux(dev, "periph", base + 0x14, 25, 1, base + 0x48, + 5, periph_sels, ARRAY_SIZE(periph_sels))); + clk_dm(IMX6UL_CLK_AHB, + imx_clk_busy_divider(dev, "ahb", "periph", base + 0x14, 10, 3, + base + 0x48, 1)); + clk_dm(IMX6UL_CLK_IPG, + imx_clk_divider(dev, "ipg", "ahb", base + 0x14, 8, 2)); + clk_dm(IMX6UL_CLK_I2C1, + imx_clk_gate2(dev, "i2c1", "perclk", base + 0x70, 6)); + clk_dm(IMX6UL_CLK_I2C2, + imx_clk_gate2(dev, "i2c2", "perclk", base + 0x70, 8)); + clk_dm(IMX6UL_CLK_I2C3, + imx_clk_gate2(dev, "i2c3", "perclk", base + 0x70, 10)); + clk_dm(IMX6UL_CLK_PWM1, + imx_clk_gate2(dev, "pwm1", "perclk", base + 0x78, 16)); + + clk_dm(IMX6UL_CLK_ENET, imx_clk_gate2(dev, "enet", "ipg", base + 0x6c, 10)); + clk_dm(IMX6UL_CLK_ENET_REF, + imx_clk_fixed_factor(dev, "enet_ref", "pll6_enet", 1, 1)); + + return 0; +} + +static const struct udevice_id imx6ul_clk_ids[] = { + { .compatible = "fsl,imx6ul-ccm" }, + { }, +}; + +U_BOOT_DRIVER(imx6ul_clk) = { + .name = "clk_imx6ul", + .id = UCLASS_CLK, + .of_match = imx6ul_clk_ids, + .ops = &imx6ul_clk_ops, + .probe = imx6ul_clk_probe, + .flags = DM_FLAG_PRE_RELOC, +};