From patchwork Fri May 30 15:16:43 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Trimarchi X-Patchwork-Id: 4087 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id C51C13F0E8 for ; Fri, 30 May 2025 17:17:03 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-605a2dab6b8sf148072a12.2 for ; Fri, 30 May 2025 08:17:03 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1748618223; cv=pass; d=google.com; s=arc-20240605; b=JJun2mpA86zRqTizlLNOOFYSbOrpigMcVPkysVQMUQrM+y3rYP6R1wUtZiAM/D+J6F Dm1xSUTcKGX8/ZNDLZMviusdK8mj3OErn4PNnXRCySZkdoiLeE0PKJ4dzlfrhTQazjo/ 9GanfsCIhnDfSUgLNphp/SfGMGWclNmxtwwEnraA2hsuZ4pV1dfeC/ke1UTWGpi3oyez Q56xexan4uXzsffQymm69E/kp/mj8lIY7EwZvLtAhFI9txoQREfkcM/8ej5sVIjnTMPu ndAfkXl3gNhdnVwsSdHE7NQ1muJfxIIjqvQ4z5/R4eXiVTY0fEE2Pg88yzvAp22dNynL 5+DA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=cgs8VrEhO+L+IHQHMb0muaIbFU1Xsux9GL2JWWrcAYE=; fh=bneUZw4Ak7nhDThS+vcYplt985gT6U81YZ79cUwARlU=; b=GKXGQeR2ZZSTf3oNotGftpzS6ZcL/BOmVBFxr3dG4XCr6zAMbruEQLDyTOJZJD1gMj yYdm6d3O/A4bETC0/u9p6BsvrNYGaQsIgS1ddbxrbOYh2tQ4zyiTGontZ426YrK5cTzU D6OM4rtHIZ4qbZUb5/mavwDbKABSDZtgbPDleq2eQM0u+jFHVuo+ZY6Oo37lYCkJanZm 0YTEVYH1nmOl4JuNN/r++HIhqFRcq50vLLYSwqSYBKXsxXrNVLks+CXMa6VFXS17jrow wi8Hr6z5kggrzEojF7yqjVuoWSsLbQ5DYpGwyGjNukap/2zeLwE7aeeh41Ln1lJpDg52 nkgQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=J4aOPA6n; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748618223; x=1749223023; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date:message-id:reply-to; bh=cgs8VrEhO+L+IHQHMb0muaIbFU1Xsux9GL2JWWrcAYE=; b=EtYipQ8+UEWp4rsqSPH+YNPL41nLSa1Humdn/3LWIHCbAPYPAE7Q90GvAGGrGe19JT vzDJJAsiS9Rou4b635cbdTMxKon5av9qkbAeIS48ufTwQnGuT7EDCYNLC79TS3dp3fL9 KcnoHB1v2XaBaTNqLeVSWVVZrfG79XABfdVkE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748618223; x=1749223023; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-beenthere:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=cgs8VrEhO+L+IHQHMb0muaIbFU1Xsux9GL2JWWrcAYE=; b=NhRvtW6l/rJMFbKXP6x1KcEWIi/XY0diUhhKI0MSgwqyH03pU75NbVgyDZoyc7o2Su yGzSHNuR05imDExSjZ0zjpKfrBLGGNWWXzoynOfIP3QgvVh7AX1JpFHJtzHeeOIkCnWW Q0ImRj5tKLUdE9ykG7trYYoSc+NdEUqjbnZobiSoEDR2RPZ+hhYF4NR/p7agItX9xi2J NvG0x90KSDJ9s4htznpzNr5bNHr3yNTnwPNqbyZfieqKwGWpFbPwGKZAmAsY6cZ5bGi4 Hl3KJ6PeR/wUuTVNuicwKcB/3DDmv4RPBjOoH561G1jNCNIGBBmMkISJylV3hvsdIZdA 5jcA== X-Forwarded-Encrypted: i=2; AJvYcCW9tkE03eoemaNHZvfuv8qQ9B8yJ3BayqZpoecEurZ3cBvyXSJGH/dvff1gWkpNM8/bs6LQmMnOpYw45fHI@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0YynWRfaUwJoGqbHE/Yg1UyKU8MnKcb0Wm+rSbtEpDh+MT/yZa5N CRsNPrXiD8K+NeujuLkpjUIN0+rwfW5st+lQ3vHXKLhT28Iyv3u/QLpzhjAVMKWNxBfN3w== X-Google-Smtp-Source: AGHT+IEhez8sE5P0JzAgD5FNwnv3kFpKhesB/HxfCpT5ir0E4MjJ0HUnhYotz6moBnjik99T+e0SQA== X-Received: by 2002:a05:6402:354c:b0:604:e33f:e5ac with SMTP id 4fb4d7f45d1cf-6057c1a97c0mr2467338a12.2.1748618223058; Fri, 30 May 2025 08:17:03 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h=AZMbMZdcXzTEGxtYBGZvKnarOWxskc4wO6Y4Gz+aBMlaeGPi3w== Received: by 2002:a05:6402:3483:b0:601:956f:a0ba with SMTP id 4fb4d7f45d1cf-60538b2f4d2ls2094193a12.1.-pod-prod-05-eu; Fri, 30 May 2025 08:17:01 -0700 (PDT) X-Received: by 2002:a17:907:3e08:b0:ad8:8c52:d61f with SMTP id a640c23a62f3a-adb36bf1976mr240497466b.35.1748618220542; Fri, 30 May 2025 08:17:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1748618220; cv=none; d=google.com; s=arc-20240605; b=Eb3wi0UMVsInsMkunlZvf9LqeSujesQtBcMWvj2eZwCEFSifLvycZ2JoyWL8b/fadE qH3WwNRFqBRz3f64mVZOv04PLOTbMaTJD3OKSfY4RiMfCQ9p4tX95F9DtH50QqD5ok2j Vkqam3crHqU0NCOhAcrotBmQKm9d2KXdGqQpSJkSRGu9yo7D+T5PG7YntVvjaYexE/S2 WbaMhNlkwsDRV81x4VpIlRA/OSkkse5FHgHac4FBEho/cXBCNquW1uQaHcQNmRPpMSWb r4zUb3Guvf9nfqfhwn18m3r+MRd8P0sw8j0aAxsPdNjNOdxeDOCsmRXH9Du28KkVzp42 mv9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=WgelKDpDy9Lu8IT/4DEfrfQ/h+F4UIqNI6Y7x+e5Irk=; fh=Hfs6kc7NonJliQzL+XI3vpRVkCjQUDso9eobHIGAhXE=; b=JaokrliwtGtxOufWHD2Y7hZUvG2hn1W/NmKbvyjJPNDPybaYggSKmbvefCVDYZXQMN 7+g9vt38OkdTVFAnN7HxYDEmx7aLcFaEc0h61EZtwE19KGdqoLj8nttkqu4YqP6EZkIx eQJvB2JEnAAVKVRshdtEalcsiaS/qIUbRvG0UQY2rQ4p+4TrwcUKcWPUOVcj46q95HS2 aqs1wGCZoFojyYfZGihO6x8fMWrweAtsgRHq/iY4U7Reg5F65pn59MY+loBthB+AbxQl q0yrxVnE5XnMV2/uQ4ceeyGftAtvFR0C3sZB8KfaMkCsbdkFjaC1emf6gGYf9jJwXMPF gWhQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=J4aOPA6n; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id a640c23a62f3a-adb34ef4abdsor95838766b.15.2025.05.30.08.17.00 for (Google Transport Security); Fri, 30 May 2025 08:17:00 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; X-Gm-Gg: ASbGnculfN7Nffl3IseqIqm8ELQpUnDgb1XWKyBgy9NM15idX+//5/QwndzS/fMcT4m /QQqy+TZKrRn+qI7mhhCAbol/mTnRoqHvsXQoY57zefcApo7rnMyMq+evRjqUsWacScELYtM4IF ojIrngKrZdAPvAy/sIE7Z71yzaCRnYpukfDMGgwdtPpW+Nx+wMyn6zBDF1KaROjGSWBfTXMWEk2 suHFDAaC/F/WKAGLjy1G1O4rNHzlQd1X4bYWklrSOlHIjYQ+vapouvrTe5XxS7lGjujJ3Z2OvQV 3L1LS+BDD8p2Pd/i/5T7Dq7DgINIP0vUtv4hVwPY2iUvXVgX/PVwZRRKwgZGG3+Uwdg5qBM2MM/ js4+dG+hmUxDK1V89uMJYpl0l X-Received: by 2002:a17:907:3fa1:b0:ad8:8efe:3205 with SMTP id a640c23a62f3a-adb36c28fccmr268934966b.55.1748618219814; Fri, 30 May 2025 08:16:59 -0700 (PDT) Received: from panicking.. (mob-176-245-161-96.net.vodafone.it. [176.245.161.96]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d82dd12sm345507966b.58.2025.05.30.08.16.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 08:16:59 -0700 (PDT) From: Michael Trimarchi To: u-boot@lists.denx.de Cc: linux-amarula@amarulasolutions.com, cniedermaier@dh-electronics.com, Michael Trimarchi , Peng Fan , Adam Ford , Lukasz Majewski , Sean Anderson , Simon Glass , Stefano Babic , Tom Rini Subject: [PATCH v4 1/4] clk: imx: add i.MX6UL clk driver Date: Fri, 30 May 2025 17:16:43 +0200 Message-ID: <20250530151653.3695020-1-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=J4aOPA6n; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.65 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add i.MX6UL clk driver for i.MX6UL CLK driver model usage Reviewed-by: Peng Fan Reviewed-by: Christoph Niedermaier Tested-by: Christoph Niedermaier Signed-off-by: Michael Trimarchi --- Changes in v4: - Fix Kconfig typo - Fix IPG clock duplication - Add space for consistency in block - and other minor Changes in v3: - Add all uarts definition - Move OSC on top suggested - Drop an invalid clock definition - Move some pll before they are referenced Changes in v2: - None drivers/clk/imx/Kconfig | 8 + drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-imx6ul.c | 289 +++++++++++++++++++++++++++++++++++ 3 files changed, 298 insertions(+) create mode 100644 drivers/clk/imx/clk-imx6ul.c diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index d17a54fb9b3..74d5fe73f94 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -14,6 +14,14 @@ config CLK_IMX6Q help This enables DM/DTS support for clock driver in i.MX6Q platforms. +config CLK_IMX6UL + bool "Clock support for i.MX6UL" + depends on ARCH_MX6 + select CLK + select CLK_CCF + help + This enables DM/DTS support for clock driver in i.MX6UL platforms. + config CLK_IMX8 bool "Clock support for i.MX8" depends on ARCH_IMX8 diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index a89ee7acb12..b10221a195c 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -4,6 +4,7 @@ obj-$(CONFIG_$(PHASE_)CLK_CCF) += clk-gate2.o clk-pllv3.o clk-pfd.o obj-$(CONFIG_$(PHASE_)CLK_IMX6Q) += clk-imx6q.o +obj-$(CONFIG_$(PHASE_)CLK_IMX6UL) += clk-imx6ul.o obj-$(CONFIG_CLK_IMX8) += clk-imx8.o ifdef CONFIG_CLK_IMX8 diff --git a/drivers/clk/imx/clk-imx6ul.c b/drivers/clk/imx/clk-imx6ul.c new file mode 100644 index 00000000000..32fb949ffbc --- /dev/null +++ b/drivers/clk/imx/clk-imx6ul.c @@ -0,0 +1,289 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2025 Amarula Solutions Software Engineering + * Michael Trimarchi, Amarula Solutions Software Engineering, michael@amarulasolutions.com + */ + +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +static int imx6ul_clk_request(struct clk *clk) +{ + debug("%s: request clk id %ld\n", __func__, clk->id); + + if (clk->id < IMX6UL_CLK_DUMMY || clk->id >= IMX6UL_CLK_END) { + printf("%s: Invalid clk ID #%lu\n", __func__, clk->id); + return -EINVAL; + } + + return 0; +} + +static struct clk_ops imx6ul_clk_ops = { + .request = imx6ul_clk_request, + .set_rate = ccf_clk_set_rate, + .get_rate = ccf_clk_get_rate, + .enable = ccf_clk_enable, + .disable = ccf_clk_disable, +}; + +static const char *const pll_bypass_src_sels[] = { "osc", "dummy", }; +static const char *const pll3_bypass_sels[] = { "pll3", "pll3_bypass_src", }; +static const char *const bch_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; +static const char *const gpmi_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; + +static const char *const enfc_sels[] = { "pll2_pfd0_352m", "pll2_bus", "pll3_usb_otg", "pll2_pfd2_396m", + "pll3_pfd3_454m", "dummy", "dummy", "dummy", }; +static const char *const usdhc_sels[] = { "pll2_pfd2_396m", "pll2_pfd0_352m", }; +static const char *const periph_sels[] = { "periph_pre", "periph_clk2", }; +static const char *const periph2_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll2_pfd0_352m", + "pll4_audio_div", }; +static const char *const periph_clk2_sels[] = { "pll3_usb_otg", "osc", "pll2_bypass_src", }; +static const char *const periph2_clk2_sels[] = { "pll3_usb_otg", "osc", }; +static const char *const perclk_sels[] = { "ipg", "osc", }; + +static const char *const periph_pre_sels[] = { "pll2_bus", "pll2_pfd2_396m", "pll2_pfd0_352m", + "pll2_198m", }; +static const char *const uart_sels[] = { "pll3_80m", "osc", }; +static const char *const ecspi_sels[] = { "pll3_60m", "osc", }; + +static int imx6ul_clk_probe(struct udevice *dev) +{ + struct clk osc_clk; + void *base; + int ret; + + /* Anatop clocks */ + base = (void *)ANATOP_BASE_ADDR; + + clk_dm(IMX6UL_CLK_DUMMY, clk_register_fixed_rate(NULL, "dummy", 0)); + + ret = clk_get_by_name(dev, "osc", &osc_clk); + if (ret) + return ret; + + clk_dm(IMX6UL_CLK_OSC, dev_get_clk_ptr(osc_clk.dev)); + + clk_dm(IMX6UL_CLK_PLL2, + imx_clk_pllv3(dev, IMX_PLLV3_GENERIC, "pll2_bus", "osc", + base + 0x30, 0x1)); + clk_dm(IMX6UL_CLK_PLL3, + imx_clk_pllv3(dev, IMX_PLLV3_USB, "pll3", "osc", + base + 0x10, 0x3)); + clk_dm(IMX6UL_PLL3_BYPASS_SRC, + imx_clk_mux(dev, "pll3_bypass_src", base + 0x10, 14, 1, + pll_bypass_src_sels, + ARRAY_SIZE(pll_bypass_src_sels))); + clk_dm(IMX6UL_PLL3_BYPASS, + imx_clk_mux_flags(dev, "pll3_bypass", base + 0x10, 16, 1, + pll3_bypass_sels, ARRAY_SIZE(pll3_bypass_sels), + CLK_SET_RATE_PARENT)); + clk_dm(IMX6UL_CLK_PLL3_USB_OTG, + imx_clk_gate(dev, "pll3_usb_otg", "pll3_bypass", base + 0x10, + 13)); + clk_dm(IMX6UL_CLK_PLL3_80M, + imx_clk_fixed_factor(dev, "pll3_80m", "pll3_usb_otg", 1, 6)); + clk_dm(IMX6UL_CLK_PLL3_60M, + imx_clk_fixed_factor(dev, "pll3_60m", "pll3_usb_otg", 1, 8)); + clk_dm(IMX6UL_CLK_PLL2_PFD0, + imx_clk_pfd("pll2_pfd0_352m", "pll2_bus", base + 0x100, 0)); + clk_dm(IMX6UL_CLK_PLL2_PFD1, + imx_clk_pfd("pll2_pfd1_594m", "pll2_bus", base + 0x100, 1)); + clk_dm(IMX6UL_CLK_PLL2_PFD2, + imx_clk_pfd("pll2_pfd2_396m", "pll2_bus", base + 0x100, 2)); + clk_dm(IMX6UL_CLK_PLL2_PFD3, + imx_clk_pfd("pll2_pfd3_396m", "pll2_bus", base + 0x100, 3)); + clk_dm(IMX6UL_CLK_PLL6, + imx_clk_pllv3(dev, IMX_PLLV3_ENET, "pll6", "osc", base + 0xe0, + 0x3)); + clk_dm(IMX6UL_CLK_PLL6_ENET, + imx_clk_gate(dev, "pll6_enet", "pll6", base + 0xe0, 13)); + + /* CCM clocks */ + base = dev_read_addr_ptr(dev); + if (!base) + return -EINVAL; + + clk_dm(IMX6UL_CLK_GPMI_SEL, + imx_clk_mux(dev, "gpmi_sel", base + 0x1c, 19, 1, gpmi_sels, + ARRAY_SIZE(gpmi_sels))); + clk_dm(IMX6UL_CLK_BCH_SEL, + imx_clk_mux(dev, "bch_sel", base + 0x1c, 18, 1, bch_sels, + ARRAY_SIZE(bch_sels))); + clk_dm(IMX6UL_CLK_USDHC1_SEL, + imx_clk_mux(dev, "usdhc1_sel", base + 0x1c, 16, 1, usdhc_sels, + ARRAY_SIZE(usdhc_sels))); + clk_dm(IMX6UL_CLK_USDHC2_SEL, + imx_clk_mux(dev, "usdhc2_sel", base + 0x1c, 17, 1, usdhc_sels, + ARRAY_SIZE(usdhc_sels))); + clk_dm(IMX6UL_CLK_ECSPI_SEL, + imx_clk_mux(dev, "ecspi_sel", base + 0x38, 18, 1, ecspi_sels, + ARRAY_SIZE(ecspi_sels))); + clk_dm(IMX6UL_CLK_UART_SEL, + imx_clk_mux(dev, "uart_sel", base + 0x24, 6, 1, uart_sels, + ARRAY_SIZE(uart_sels))); + clk_dm(IMX6UL_CLK_ENFC_SEL, + imx_clk_mux(dev, "enfc_sel", base + 0x2c, 15, 3, enfc_sels, + ARRAY_SIZE(enfc_sels))); + clk_dm(IMX6UL_CLK_PERCLK_SEL, + imx_clk_mux(dev, "perclk_sel", base + 0x1c, 6, 1, perclk_sels, + ARRAY_SIZE(perclk_sels))); + clk_dm(IMX6UL_CLK_PERIPH_PRE, + imx_clk_mux(dev, "periph_pre", base + 0x18, 18, 2, + periph_pre_sels, ARRAY_SIZE(periph_pre_sels))); + clk_dm(IMX6UL_CLK_PERIPH2_PRE, + imx_clk_mux(dev, "periph2_pre", base + 0x18, 21, 2, + periph2_pre_sels, ARRAY_SIZE(periph2_pre_sels))); + clk_dm(IMX6UL_CLK_PERIPH_CLK2_SEL, + imx_clk_mux(dev, "periph_clk2_sel", base + 0x18, 12, 2, + periph_clk2_sels, ARRAY_SIZE(periph_clk2_sels))); + clk_dm(IMX6UL_CLK_PERIPH2_CLK2_SEL, + imx_clk_mux(dev, "periph2_clk2_sel", base + 0x18, 20, 1, + periph2_clk2_sels, ARRAY_SIZE(periph2_clk2_sels))); + clk_dm(IMX6UL_CLK_PERIPH, + imx_clk_busy_mux(dev, "periph", base + 0x14, 25, 1, base + 0x48, + 5, periph_sels, ARRAY_SIZE(periph_sels))); + clk_dm(IMX6UL_CLK_AHB, + imx_clk_busy_divider(dev, "ahb", "periph", base + 0x14, 10, 3, + base + 0x48, 1)); + clk_dm(IMX6UL_CLK_PERIPH_CLK2, + imx_clk_divider(dev, "periph_clk2", "periph_clk2_sel", + base + 0x14, 27, 3)); + clk_dm(IMX6UL_CLK_PERIPH2_CLK2, + imx_clk_divider(dev, "periph2_clk2", "periph2_clk2_sel", + base + 0x14, 0, 3)); + clk_dm(IMX6UL_CLK_IPG, + imx_clk_divider(dev, "ipg", "ahb", base + 0x14, 8, 2)); + clk_dm(IMX6UL_CLK_ENFC_PRED, + imx_clk_divider(dev, "enfc_pred", "enfc_sel", base + 0x2c, 18, + 3)); + clk_dm(IMX6UL_CLK_ENFC_PODF, + imx_clk_divider(dev, "enfc_podf", "enfc_pred", base + 0x2c, 21, + 6)); + clk_dm(IMX6UL_CLK_GPMI_PODF, + imx_clk_divider(dev, "gpmi_podf", "gpmi_sel", base + 0x24, 22, + 3)); + clk_dm(IMX6UL_CLK_BCH_PODF, + imx_clk_divider(dev, "bch_podf", "bch_sel", base + 0x24, 19, 3)); + clk_dm(IMX6UL_CLK_PERCLK, + imx_clk_divider(dev, "perclk", "perclk_sel", base + 0x1c, 0, 6)); + clk_dm(IMX6UL_CLK_UART_PODF, + imx_clk_divider(dev, "uart_podf", "uart_sel", base + 0x24, 0, + 6)); + clk_dm(IMX6UL_CLK_USDHC1_PODF, + imx_clk_divider(dev, "usdhc1_podf", "usdhc1_sel", base + 0x24, + 11, 3)); + clk_dm(IMX6UL_CLK_USDHC2_PODF, + imx_clk_divider(dev, "usdhc2_podf", "usdhc2_sel", base + 0x24, + 16, 3)); + clk_dm(IMX6UL_CLK_ECSPI_PODF, + imx_clk_divider(dev, "ecspi_podf", "ecspi_sel", base + 0x38, 19, + 6)); + + clk_dm(IMX6UL_CLK_APBHDMA, + imx_clk_gate2(dev, "apbh_dma", "bch_podf", base + 0x68, 4)); + clk_dm(IMX6UL_CLK_ECSPI1, + imx_clk_gate2(dev, "ecspi1", "ecspi_podf", base + 0x6c, 0)); + clk_dm(IMX6UL_CLK_ECSPI2, + imx_clk_gate2(dev, "ecspi2", "ecspi_podf", base + 0x6c, 2)); + clk_dm(IMX6UL_CLK_ECSPI3, + imx_clk_gate2(dev, "ecspi3", "ecspi_podf", base + 0x6c, 4)); + clk_dm(IMX6UL_CLK_ECSPI4, + imx_clk_gate2(dev, "ecspi4", "ecspi_podf", base + 0x6c, 6)); + + clk_dm(IMX6UL_CLK_USBOH3, + imx_clk_gate2(dev, "usboh3", "ipg", base + 0x80, 0)); + clk_dm(IMX6UL_CLK_USDHC1, + imx_clk_gate2(dev, "usdhc1", "usdhc1_podf", base + 0x80, 2)); + clk_dm(IMX6UL_CLK_USDHC2, + imx_clk_gate2(dev, "usdhc2", "usdhc2_podf", base + 0x80, 4)); + + clk_dm(IMX6UL_CLK_UART1_IPG, + imx_clk_gate2(dev, "uart1_ipg", "ipg", base + 0x7c, 24)); + clk_dm(IMX6UL_CLK_UART1_SERIAL, + imx_clk_gate2(dev, "uart1_serial", "uart_podf", base + 0x7c, 24)); + clk_dm(IMX6UL_CLK_UART2_IPG, + imx_clk_gate2(dev, "uart2_ipg", "ipg", base + 0x68, 28)); + clk_dm(IMX6UL_CLK_UART2_SERIAL, + imx_clk_gate2(dev, "uart2_serial", "uart_podf", base + 0x68, 28)); + clk_dm(IMX6UL_CLK_UART3_IPG, + imx_clk_gate2(dev, "uart3_ipg", "ipg", base + 0x6c, 10)); + clk_dm(IMX6UL_CLK_UART3_SERIAL, + imx_clk_gate2(dev, "uart3_serial", "uart_podf", base + 0x6c, 10)); + clk_dm(IMX6UL_CLK_UART4_IPG, + imx_clk_gate2(dev, "uart4_ipg", "ipg", base + 0x6c, 24)); + clk_dm(IMX6UL_CLK_UART4_SERIAL, + imx_clk_gate2(dev, "uart4_serial", "uart_podf", base + 0x6c, 24)); + clk_dm(IMX6UL_CLK_UART5_IPG, + imx_clk_gate2(dev, "uart5_ipg", "ipg", base + 0x74, 2)); + clk_dm(IMX6UL_CLK_UART5_SERIAL, + imx_clk_gate2(dev, "uart5_serial", "uart_podf", base + 0x74, 2)); + clk_dm(IMX6UL_CLK_UART6_IPG, + imx_clk_gate2(dev, "uart6_ipg", "ipg", base + 0x74, 6)); + clk_dm(IMX6UL_CLK_UART6_SERIAL, + imx_clk_gate2(dev, "uart6_serial", "uart_podf", base + 0x74, 6)); + clk_dm(IMX6UL_CLK_UART7_IPG, + imx_clk_gate2(dev, "uart7_ipg", "ipg", base + 0x7c, 26)); + clk_dm(IMX6UL_CLK_UART7_SERIAL, + imx_clk_gate2(dev, "uart7_serial", "uart_podf", base + 0x7c, 26)); + clk_dm(IMX6UL_CLK_UART8_IPG, + imx_clk_gate2(dev, "uart8_ipg", "ipg", base + 0x80, 14)); + clk_dm(IMX6UL_CLK_UART8_SERIAL, + imx_clk_gate2(dev, "uart8_serial", "uart_podf", base + 0x80, 14)); + +#if CONFIG_IS_ENABLED(NAND_MXS) + clk_dm(IMX6UL_CLK_PER_BCH, + imx_clk_gate2(dev, "per_bch", "bch_podf", base + 0x78, 12)); + clk_dm(IMX6UL_CLK_GPMI_BCH_APB, + imx_clk_gate2(dev, "gpmi_bch_apb", "bch_podf", base + 0x78, 24)); + clk_dm(IMX6UL_CLK_GPMI_BCH, + imx_clk_gate2(dev, "gpmi_bch", "gpmi_podf", base + 0x78, 26)); + clk_dm(IMX6UL_CLK_GPMI_IO, + imx_clk_gate2(dev, "gpmi_io", "enfc_podf", base + 0x78, 28)); + clk_dm(IMX6UL_CLK_GPMI_APB, + imx_clk_gate2(dev, "gpmi_apb", "bch_podf", base + 0x78, 30)); +#endif + + clk_dm(IMX6UL_CLK_I2C1, + imx_clk_gate2(dev, "i2c1", "perclk", base + 0x70, 6)); + clk_dm(IMX6UL_CLK_I2C2, + imx_clk_gate2(dev, "i2c2", "perclk", base + 0x70, 8)); + clk_dm(IMX6UL_CLK_I2C3, + imx_clk_gate2(dev, "i2c3", "perclk", base + 0x70, 10)); + clk_dm(IMX6UL_CLK_PWM1, + imx_clk_gate2(dev, "pwm1", "perclk", base + 0x78, 16)); + + clk_dm(IMX6UL_CLK_ENET, + imx_clk_gate2(dev, "enet", "ipg", base + 0x6c, 10)); + clk_dm(IMX6UL_CLK_ENET_REF, + imx_clk_fixed_factor(dev, "enet_ref", "pll6_enet", 1, 1)); + + struct clk *clk, *clk1; + + clk_get_by_id(IMX6UL_CLK_ENFC_SEL, &clk); + clk_get_by_id(IMX6UL_CLK_PLL2_PFD2, &clk1); + + clk_set_parent(clk, clk1); + + return 0; +} + +static const struct udevice_id imx6ul_clk_ids[] = { + { .compatible = "fsl,imx6ul-ccm" }, + { }, +}; + +U_BOOT_DRIVER(imx6ul_clk) = { + .name = "clk_imx6ul", + .id = UCLASS_CLK, + .of_match = imx6ul_clk_ids, + .ops = &imx6ul_clk_ops, + .probe = imx6ul_clk_probe, + .flags = DM_FLAG_PRE_RELOC, +}; From patchwork Fri May 30 15:16:44 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Trimarchi X-Patchwork-Id: 4088 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 28F9B3F0E8 for ; Fri, 30 May 2025 17:17:05 +0200 (CEST) Received: by mail-ej1-f70.google.com with SMTP id a640c23a62f3a-ad5697c4537sf229957566b.0 for ; Fri, 30 May 2025 08:17:05 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1748618225; cv=pass; d=google.com; s=arc-20240605; b=j1nhHxd3KJClRAx0gmalzAisEHpAMVBule11PrWDHdgnSni1uhQPfDLoZbMwcUvven +md+PPnezzrxfvEvGlKWv/UTQEfJCfNsrOYH0w+745l8Cf1H/XiFlbUK/5fDwrVmuxVQ zyeKFO4ZYG99ELKdIErMr0K06Ni69lNe4VXYWHBQWcv7PBQsOIEWOXH2LA8sVDfgq7i7 2n/YciNurRekbUCjreI9Q0alBaftSkXoFWq/nZyMdukh6OaCnAszrIKkusHWT1hT7Sa2 eN2q8c7e70XvrQHp0ft3mMnPQ3WQs6dZU9ururvvqtfJThqDL35EbFRPz+bXuEO40bxi e/uA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=UXxnK+UdK6S++gT6EWqH7iTF/GW2nFtThRPcCEFKEC0=; fh=iftGPdRj6D7+FZPcOhEay2W1ugy8GlWIJO2Gj9Ujhgw=; b=TgvAtL4q3lLnTrPEdecvZjsWzaLa9UrnpaLOkeOobvpZkTREiOHYSuLAkAQ1AQp8K4 +DHBSJiUHkyHzSSlaIc6HYwsWDZuMc2QSwgvDALW1u76rIcFQM28MtS7k0aan+2iANry m616KgNC3WtIm6O/lBDsFMgEdeTjwj5CYS4wrhFWZgdFeCu9tEf9Xtt7Lb/rQ+OHyvoP ZZmPQ0KgTmZGUhWBWE4e1eyrpwmcEhFVd83kLOvXn02Ewr8cT51YkkPxde+nQgU1UGf9 /P3v7crYPkbQoq6EvElFkqCoYDyeOzFMioUU5uHEyCx0XVK4s7ppi5Jh3SjvgyWILWCm Zn1g==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=AgXoG7v2; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748618225; x=1749223025; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=UXxnK+UdK6S++gT6EWqH7iTF/GW2nFtThRPcCEFKEC0=; b=LgsDkw6zPdIhn3tF6+5S+DguURbNP7l8r0aNBbB08COJkST6vzGurR6de+PRvH55ZX wXZoKlXe1Akyzlzjw6mHeVaxhWVVrPY7mq2HH8i/m64/OJyvoKaUYqyE61+jgjhcSCsk QsYEAZ/CPpMKYObN0YE8DOIncK/90NSzfh8LY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748618225; x=1749223025; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=UXxnK+UdK6S++gT6EWqH7iTF/GW2nFtThRPcCEFKEC0=; b=r80tVquIIyD/AoV7T3gvl9mfqflS0zqYFJ09ADHtNegeZMtcd++8sfhxtY7lmZIVsM Q51a2E0Xg7ZirLV4+m0uNz/q+DT8XPw23FuIktpZGBUG1sWUUzXNV2JIl+ADCFiP7REP ILTJ2SHeiyZohaXrDXHAmi2UbnKhMMqllp0LeE6w5XKAFXEnC6gTLh2aEDD4bNCR2iOJ GlxVw5onQMp1FPDRDKAzZkHEUhwiuGzN4TqGaskACEbv9kZCbRsWdB5RbBIrWz5Q10sj jyLunjcDM1hQVPZFqbgTYm4US3pS61Q1kOH6iw3wb90SnjcQfe1JjimvSWhTUj01YGK2 imCA== X-Forwarded-Encrypted: i=2; AJvYcCWHIzl0/p1DdRTP0K2SMpiIJg+iLRbUDb839h0KLb+31Gh3dihJP/SaApxHkh9PUq7psPeoZae/cvPA+Gq0@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yw/2BJqBHJZXnd/ZzlaWqiDEvrxGHUDtL9PanrH4vXwSQgrGNBm JRK+rCClUejPleWxJwSVfLW7fX65j5bv1tXhqW+CrOmRgQvB+esMxTAfLKRRIjXSUdmm/Q== X-Google-Smtp-Source: AGHT+IFsThLArqH+6sv2alaLV5+0EJCovOS8OWqZhRI3j+1v7RXXoJNGpfA/2bRXgcDjSCPYqRlgxw== X-Received: by 2002:a17:907:3e0c:b0:ad5:6cfc:e519 with SMTP id a640c23a62f3a-ad8b0a47cf2mr795345966b.11.1748618224464; Fri, 30 May 2025 08:17:04 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h=AZMbMZe1v0YUYJKgo/4qD5UyTr8+aR6EycdVZKtSnajb8T10tw== Received: by 2002:a05:6402:2713:b0:601:956f:a0cb with SMTP id 4fb4d7f45d1cf-6053868108els1799572a12.0.-pod-prod-00-eu; Fri, 30 May 2025 08:17:02 -0700 (PDT) X-Received: by 2002:a17:907:9485:b0:ad8:ace9:e280 with SMTP id a640c23a62f3a-ad8b0a0d781mr785938966b.5.1748618222071; Fri, 30 May 2025 08:17:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1748618222; cv=none; d=google.com; s=arc-20240605; b=WczpJxMgFumInRQq8/6HAqNiWkfTe5yl+RGY5/0+siaaRYcfaL6w5TvI0PU/tYm0wk EowYKyB/3FHQfcGlST8AHGGzAWUbB6V4taIff2pCgwNiVOuFgFtcxScf6XQiHkHKK36l 2nvIDjVZ2vew14bdVMkPGeKWjaGaN/WmBPaKlHv3EOenBWdCXCjHmxa46V+cP0DLnvrU KyI3ko0JzOgCeWjCiAz8xPt1CbZ4x4VS+loLCFCy5MgYUb4NYQUs2MV62fIaus6AtnWw EXPS0TbIuHSXtT/JpQ58QbnX9TZ+Vjg1S0lH1x/TU+QxtAo7kfX6a9qTX/1TaO+CJmXc Me9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Opm/q3YOUF7Jfhz54Asxs6/IED44xuL1BhLtypsX5pc=; fh=PU0Dw4QAw7Q6DjT5ls1inFSBy7arNNXDR6b1GAukzjs=; b=W+uons0jzorrZcra97oIE+ygvGF8IJxwWaj3v1XNaQdg3kUSShW2D/74OE29pyU/Ez PmLofuKQ24oHGmArn8ZvtgIZzxCgE0TboxFQzMxTh2sPMwWJwHy0KpDW83i2+VRMNj5I nPkJiAXBxn/Gz/yo24QdiJjP4xwAHbfu3OuwCphjeus3tEqjMXw4J/TXmITvS0cpNYYL Mp/QdVIYsxmcw9XpCKrgO39/3WoNS6R0c1jDgcVTQJwKTohHBdK0mBx3e05Gh4zKzyVt mbgOwWr+sm+yw5Bx6sZkQwzkbBSxBG1Ne+Oj8dE1tUWBZ16iHKGvr76jNaCg4fintsJU fMYw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=AgXoG7v2; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-ada6ad4302asor202762866b.7.2025.05.30.08.17.02 for (Google Transport Security); Fri, 30 May 2025 08:17:02 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncsy4cPniUW3DqyWBfoipAhq2KYGvGyB3ajPxs+jfC3EL2LyrBMB5Vdy85WYptB 1VMZFX293WmfvWzLYB6vXKCrzhdUQI4g28S+2oEtgSL51M7GbDdiMvoripUmTaXJ0fjCvLLmMMs 4OkAuVz2POuSZh6HPtOe1krY8hx7dA52neslLt3cwFksR9SIy2ISnS8wcmdNGhSeK0uyo2IggDf JSZuPKgauIWggriEN+EMNq/RK3FSbecvPBXO5oUlklr7/NDj3cUs4jwrj4iTPUKMMl+Ia9KBFwd T7gERpVLqvdWBfA/G7ceDJQ2z2TKvpCgOvESsDSAz4r9/6APYtDSlPMvWvY0GbUfAdyj5z1dbYW vxI5EPUMA5F/IDYcScrK3wzdb4q1E+pHUQ4QBhjgLnFIYDg== X-Received: by 2002:a17:907:f1d4:b0:adb:3fb8:27f9 with SMTP id a640c23a62f3a-adb3fb828b5mr84853266b.25.1748618221607; Fri, 30 May 2025 08:17:01 -0700 (PDT) Received: from panicking.. (mob-176-245-161-96.net.vodafone.it. [176.245.161.96]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d82dd12sm345507966b.58.2025.05.30.08.17.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 08:17:01 -0700 (PDT) From: Michael Trimarchi To: u-boot@lists.denx.de Cc: linux-amarula@amarulasolutions.com, cniedermaier@dh-electronics.com, Michael Trimarchi , Dario Binacchi , Marek Vasut , Tom Rini Subject: [PATCH v4 2/4] mtd: mxs_nand_dt: Move from clk_get/clk_enable to clk_bulk api Date: Fri, 30 May 2025 17:16:44 +0200 Message-ID: <20250530151653.3695020-2-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530151653.3695020-1-michael@amarulasolutions.com> References: <20250530151653.3695020-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=AgXoG7v2; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Make simple the clock registration and enable and allow later to add support for other platforms Signed-off-by: Michael Trimarchi --- Changes in v4: - None Changes in v3: - None Changes in v2: - no changes drivers/mtd/nand/raw/mxs_nand_dt.c | 48 ++++-------------------------- 1 file changed, 5 insertions(+), 43 deletions(-) diff --git a/drivers/mtd/nand/raw/mxs_nand_dt.c b/drivers/mtd/nand/raw/mxs_nand_dt.c index 11dbcbbf442..b62474bc5ab 100644 --- a/drivers/mtd/nand/raw/mxs_nand_dt.c +++ b/drivers/mtd/nand/raw/mxs_nand_dt.c @@ -100,9 +100,7 @@ static int mxs_nand_dt_probe(struct udevice *dev) if (IS_ENABLED(CONFIG_CLK) && (IS_ENABLED(CONFIG_IMX8) || IS_ENABLED(CONFIG_IMX8M))) { - /* Assigned clock already set clock */ - struct clk gpmi_clk; - + struct clk_bulk clk_bulk; info->gpmi_clk = devm_clk_get(dev, "gpmi_io"); if (IS_ERR(info->gpmi_clk)) { @@ -111,47 +109,11 @@ static int mxs_nand_dt_probe(struct udevice *dev) return ret; } - ret = clk_enable(info->gpmi_clk); - if (ret < 0) { - debug("Can't enable gpmi io clk: %d\n", ret); - return ret; - } - - if (IS_ENABLED(CONFIG_IMX8)) { - ret = clk_get_by_name(dev, "gpmi_apb", &gpmi_clk); - if (ret < 0) { - debug("Can't get gpmi_apb clk: %d\n", ret); - return ret; - } - - ret = clk_enable(&gpmi_clk); - if (ret < 0) { - debug("Can't enable gpmi_apb clk: %d\n", ret); - return ret; - } - - ret = clk_get_by_name(dev, "gpmi_bch", &gpmi_clk); - if (ret < 0) { - debug("Can't get gpmi_bch clk: %d\n", ret); - return ret; - } - - ret = clk_enable(&gpmi_clk); - if (ret < 0) { - debug("Can't enable gpmi_bch clk: %d\n", ret); - return ret; - } - } - - ret = clk_get_by_name(dev, "gpmi_bch_apb", &gpmi_clk); - if (ret < 0) { - debug("Can't get gpmi_bch_apb clk: %d\n", ret); - return ret; - } - - ret = clk_enable(&gpmi_clk); + ret = clk_get_bulk(dev, &clk_bulk); + if (!ret) + ret = clk_enable_bulk(&clk_bulk); if (ret < 0) { - debug("Can't enable gpmi_bch_apb clk: %d\n", ret); + debug("Can't enable gpmi clks: %d\n", ret); return ret; } } From patchwork Fri May 30 15:16:45 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Trimarchi X-Patchwork-Id: 4089 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 9B8963F0E8 for ; Fri, 30 May 2025 17:17:06 +0200 (CEST) Received: by mail-ed1-f70.google.com with SMTP id 4fb4d7f45d1cf-6045b63c019sf237731a12.1 for ; Fri, 30 May 2025 08:17:06 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1748618226; cv=pass; d=google.com; s=arc-20240605; b=QhCXkF1OOmA9YneQhbRVB4uW8KnrolXtjtawEgPY9mXMN8z9UigtXz97U9tDVEQTTQ aLAfDbyySQByNSITTBo/N3B87iw86LGqZH/Wsiwz7zuTvfLmaurox2uAFDsCNzAnl0ge LUPKG/rISGuR/d1tq4VrxrZrVzsLuF1Ulx97QKW02A+n0m1gqt7lLIq4eos9lbDg0Lra 59HK1BtQtUERmKm22E1evNL1NNfIj4mhmrfnjdK+v1GJIdYfQsoO+sWV73W4l7eECBNA 86s0tlJkK02cSkgSOilKeSoLq9tVDWXKf4kQHCmezfU9eTe04dCBnO12HSqHt7pk3pEV 500w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Es0V0vGWr84RzT2+HD0COhzw0E9FhDx9JRT0OUexyQs=; fh=c35lGojWsdstfx5+F97oFZaC9jVefn/LR6UmY/XTm0A=; b=gTFt2/nWjmI/4g3TswsWfRwzJkvRL+RofO8aIdagG1XGcU82GwVWeQXYvjWW7YHZCk wh+x/b8//xwJ3a/aIRLhlYFUcXP/1xl03VMpnGQwPzBoWD8uUxVTUeBXJDVPNxoPWF03 gueXQSWk/auhoaRBtrO6rmmKpS+Rop/MM9GMtV8FIuHtiAwVj7ezaAFVbJkiUBtkYwBX 0XUaEkVDWKPhXeXmO+yi+RFHXWOK4OHEKjpka/xxUoUntrz+lcaiPficyy0R/q+2m0lG yWmWdR6JbmbvCfoeRIh6qztEHML/UHtL1llPxgNMp7rAwIMne3Uxoq2fEKheeTYjC5sF ml2A==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DLLtrB+M; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748618226; x=1749223026; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=Es0V0vGWr84RzT2+HD0COhzw0E9FhDx9JRT0OUexyQs=; b=Loa4wCpEKtPr96TQN1DPe6xXxuSisXANgVNF1fVlR0UufBcKv2jP8lENjuG5gTMFDW sHxtcBy0xwRUoCsPkbACZbIt22Cs7fet7kzWcVMS4VAaC/PvcnfXeVeBjERh+zValf0A 4/5UZzOM2x46+fFKC1s2VHzxItP0U8Z2pDe1M= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748618226; x=1749223026; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=Es0V0vGWr84RzT2+HD0COhzw0E9FhDx9JRT0OUexyQs=; b=TkHa4Wsabl9nmpohRUTLDtXssM40OAlJWMhNAWhRPipnisItgnHtnqCfZhzpudfCI7 21NyCQFPu7NiT/zck8DGw9W8890+/j8CIJRSYCfMNj47sjh8Txmwh28O9gsfKgcuWO6g WtRyBzHmHvCBT3C6JpwqkkprRZFoQhxLZeCz7miP8TEeMSjaBM9r31ccOUgkzUZNGydt LIOAChcAikJlGUB76Oa3G4eFiaw9kbKx0bf9rgoJG0uo47ZV1MZukfxRv1XB/eDnPw5c YETb1SCxmjAeFTZed4SlFQaLmNZ0a5CRQKaBgpYVOh54S77ITI21Jnwdtwyao33rqXDS /m0Q== X-Forwarded-Encrypted: i=2; AJvYcCXwYVyTirDHE6TNkL1CvSQ8+b53/PHSKWmrS9SCCWGTlt+PZtmnFt82+T8pMTQycy65mwthAjjbP4OOKqpc@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Ywrr/njg2YGQljionzEaN/88SHrHMnXq+F/UWS48SkJU9CcuZTF eJWcayAivPC/NmWCgnnUAlXFQ57CARSfd+YglpwN29n0Q3buUecFQvCytk4DTDmVi7R4CA== X-Google-Smtp-Source: AGHT+IFoOYYjRhlCjNoAFcwXlYKjiACPG+a1V3dqLtm5WSiZcF9MIkwx5/mHFER819TMZwHrcxu7bQ== X-Received: by 2002:a05:6402:234c:b0:5fb:b8f1:7b39 with SMTP id 4fb4d7f45d1cf-6056eaff6bfmr1025821a12.8.1748618226206; Fri, 30 May 2025 08:17:06 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h=AZMbMZcQQ34LMeMfJ/K7a8rNk38q4s6L/fHL1ZYQguIZmHwWYg== Received: by 2002:a05:6402:26d1:b0:601:6090:418f with SMTP id 4fb4d7f45d1cf-605386721e3ls1579180a12.0.-pod-prod-08-eu; Fri, 30 May 2025 08:17:04 -0700 (PDT) X-Received: by 2002:a17:907:3e14:b0:ad8:e477:970c with SMTP id a640c23a62f3a-adb322db6a8mr374598166b.23.1748618223834; Fri, 30 May 2025 08:17:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1748618223; cv=none; d=google.com; s=arc-20240605; b=BEEcbFOmeDaBp3go1FksCbaECIpQrTRQ5Wlfvz6pJyLCLvXw65Irh0mLWmlZoKOIe7 07jqYdxW9QNaukpF1EM2esJ1tuPUACtjBShURbz6t3vPP/Z3HeFb3b42UzvK5Q2l5OwQ Jpr31xAdaoGGYUoszyP6pDBRm7FGyX91I6meOHtiIZZB14BCcJV8bOlbcbJ93LrgCkHu wgf/UzW/tHaiSA0fjjRcgNl/yGtnxb+LbC/rScSFSRQelAKaLuSFbk4pP6hSXFnhRDZ0 eaXnV8XvuP9BV+FbZ87AOLbWiUFOEtmWTVnLHy472aYhYIttNl1aLSLH++X1sTI2CZ/7 vy4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=Uw3q27WSD4rzObVHdjBKmyvGKhg7mwFD7PSI47LuDS0=; fh=PU0Dw4QAw7Q6DjT5ls1inFSBy7arNNXDR6b1GAukzjs=; b=NY/J/oaFud3zDisiWO2TBhwFEOkitadhOvT8dhCUFBhtSTelMGDdXq1jpVh0J8Ebh3 yocOkJ/arSVmRQ2wJgmFy0LPJrcOs5B7Fgkcp/gxRQW0q8eaRpEg9rBQeMI70WGB10Ik qie0FUKOyE8gKI9EznUnv8t+eCXl7KxBxET8yuMwrAaUsS4ROVR92aIZVuTnOG8cB/01 jGylguD/Y0ZLKXKEmT0HFBwWDa/nrPugvjEYGgaU0uvYtqrrxSd8iulaMgv9McwAUzRx +/xfezvCKF5kidCBj7zyS/MQq78maYIxZD3eqkBriV+b89GMOabBVfiSfxfbB/1smZa8 le2w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DLLtrB+M; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-ada4b6ceedfsor193298366b.0.2025.05.30.08.17.03 for (Google Transport Security); Fri, 30 May 2025 08:17:03 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncvSTCbD9Zk8Vlyo9+oonSjL3zk2SrsQbk9NC/itxWjwBv0qHmfHKl9ls3f9MpV G+rWUH/aX+dRO9IRjp9Ib93ic1KYqEOFdhzp2gH+DGsOdj9Gw0zjyW76c0KSk3SyR1LR9hbtJd+ TPfPQB/KRaRwaWADrWqDROS2IQ87YcvE6qvc5FHhouFQo9SR+uB9xQGdS+mWKBl5YW0KpQhKzo/ KGgd24A+cTEKqvbmpyIL+NZnDh0FV4ATVfYGpAnrcqqmYZO8QVIDMKf2pQPdCCcpDDTvcL4RBxJ Q2zpHGGH09VHKy0L3YUZgh9z8JYCXSNmOLNdisS4MsHKcxnjXIl8wH0cdJ7Dw5F5jkTjW/RkrE5 cS3DaN2JGu/wqojoxu1zOQiAQ X-Received: by 2002:a17:907:d92:b0:ad5:6b8a:a0a6 with SMTP id a640c23a62f3a-adb3259a228mr384768966b.58.1748618223329; Fri, 30 May 2025 08:17:03 -0700 (PDT) Received: from panicking.. (mob-176-245-161-96.net.vodafone.it. [176.245.161.96]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d82dd12sm345507966b.58.2025.05.30.08.17.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 08:17:02 -0700 (PDT) From: Michael Trimarchi To: u-boot@lists.denx.de Cc: linux-amarula@amarulasolutions.com, cniedermaier@dh-electronics.com, Michael Trimarchi , Dario Binacchi , Marek Vasut , Tom Rini Subject: [PATCH v4 3/4] mtd: nand: Add support for EDO mode 1-5 to IMX6ULL platform Date: Fri, 30 May 2025 17:16:45 +0200 Message-ID: <20250530151653.3695020-3-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530151653.3695020-1-michael@amarulasolutions.com> References: <20250530151653.3695020-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=DLLtrB+M; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , The clock driver allows to boost the NAND performance controller. Make changes to let it use the new clock driver => time nand read ${loadaddr} kernel NAND read: device 0 offset 0x500000, size 0x800000 8388608 bytes read: OK time: 0.488 seconds Signed-off-by: Michael Trimarchi --- Changes in v4: - None Changes in v3: - None Changes in v2: - Adjust commit message and include speed test result - remove not needed { } drivers/mtd/nand/raw/mxs_nand.c | 10 ++++++++++ drivers/mtd/nand/raw/mxs_nand_dt.c | 2 +- 2 files changed, 11 insertions(+), 1 deletion(-) diff --git a/drivers/mtd/nand/raw/mxs_nand.c b/drivers/mtd/nand/raw/mxs_nand.c index 80d9307cdd1..ba67466069b 100644 --- a/drivers/mtd/nand/raw/mxs_nand.c +++ b/drivers/mtd/nand/raw/mxs_nand.c @@ -1507,8 +1507,18 @@ static void mxs_compute_timings(struct nand_chip *chip, writel(GPMI_CTRL1_CLEAR_MASK, &nand_info->gpmi_regs->hw_gpmi_ctrl1_clr); writel(ctrl1n, &nand_info->gpmi_regs->hw_gpmi_ctrl1_set); + /* Clock dividers do NOT guarantee a clean clock signal on its output + * during the change of the divide factor on i.MX6Q/UL/SX. On i.MX7/8, + * all clock dividers provide these guarantee. + */ + if (IS_ENABLED(CONFIG_MX6ULL)) + clk_disable(nand_info->gpmi_clk); + clk_set_rate(nand_info->gpmi_clk, clk_rate); + if (IS_ENABLED(CONFIG_MX6ULL)) + clk_enable(nand_info->gpmi_clk); + /* Wait 64 clock cycles before using the GPMI after enabling the DLL */ dll_wait_time_us = USEC_PER_SEC / clk_rate * 64; if (!dll_wait_time_us) diff --git a/drivers/mtd/nand/raw/mxs_nand_dt.c b/drivers/mtd/nand/raw/mxs_nand_dt.c index b62474bc5ab..90eefa2558d 100644 --- a/drivers/mtd/nand/raw/mxs_nand_dt.c +++ b/drivers/mtd/nand/raw/mxs_nand_dt.c @@ -99,7 +99,7 @@ static int mxs_nand_dt_probe(struct udevice *dev) info->use_minimum_ecc = dev_read_bool(dev, "fsl,use-minimum-ecc"); if (IS_ENABLED(CONFIG_CLK) && - (IS_ENABLED(CONFIG_IMX8) || IS_ENABLED(CONFIG_IMX8M))) { + (IS_ENABLED(CONFIG_IMX8) || IS_ENABLED(CONFIG_IMX8M) || IS_ENABLED(CONFIG_MX6ULL))) { struct clk_bulk clk_bulk; info->gpmi_clk = devm_clk_get(dev, "gpmi_io"); From patchwork Fri May 30 15:16:46 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Trimarchi X-Patchwork-Id: 4090 Return-Path: X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A0DCF3F0E8 for ; Fri, 30 May 2025 17:17:08 +0200 (CEST) Received: by mail-ed1-f69.google.com with SMTP id 4fb4d7f45d1cf-604d83f5e52sf1357819a12.1 for ; Fri, 30 May 2025 08:17:08 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1748618228; cv=pass; d=google.com; s=arc-20240605; b=c8or8X8ZnhqEOtfzOlRd0SjLId0XqjTc2a0wo1bPp7W3XWlsxBd61XrDbxX5F8Ecd2 pqHMgjBFZkSbDlTdfs2WpXnwCfBi+ylQv2b804TRG8KfqLq8b3f2dboL7jfKDCkAx991 JdqXy0D1oLxfj02cp5MaiFObNQKEgzVjN2QByIPHq2FozQAHPiaoQgt1mnepL/hVwez0 cn63YQkehd/DO2T+WVguJuoLE+pjAhKCfqz094NbJhO0UuPvjwW4NyD3YiF2dBHc0LVj tC7mtOVJ5vc+npNxZuOSbW6UoI7r4AGICgaTmjMfBiX6KkDA5Jv0VX7WO9v7yHSozKE0 EBnQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=CwEZ41FKKXzPM3VizCDKbYfXUu5qRytqRpgVGhD4QRw=; fh=+BOnKJyhKx2U2dVmoEcbXdu1KfwNpd/CX7agxT31/YY=; b=TMTDKNaNxX8HJOe2nZx1HBbbX9XdwSxyBDbLfrOZbgMb4oQEff3yF8qM8KlQs3dDY/ h3Gnhka1WnrJCOfd1DILQhWxqbeW/RUZNYdgcKi7ueuip7o3RnwJfm+fxTmyuTAYuQNN ce6TeBVZTEuP/WoNWCS+cjiWAA4fwhUmMfw4ZDtbUWoHUnF1b94w6GU25uqhttzk26q5 fI1dIp4baLKQq49l6Y3bdzaXbVDQZ1+718jEmOX8MpGe98QR7U2VnTDNXJG05aaqqNxk O+X2tA4GK2Se+LZYheaqkQ8qPJbAYZDwKo0oBAlXP6tP42nDffX0eHT5RJBHRLzFYXai BTaQ==; darn=patchwork.amarulasolutions.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ecMJHtlm; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748618228; x=1749223028; darn=patchwork.amarulasolutions.com; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=CwEZ41FKKXzPM3VizCDKbYfXUu5qRytqRpgVGhD4QRw=; b=rixwVJju1JlSO3il/r74p/06SuM+e6vpKb2bzKut8b93NC8nybGXl1QXgswOzhE2yU TPQ6aUxk+tRpmfKawv/MjQTV3UZzyRzQFS5/9QOU9G5vKh/L9xDPr5Y8mGUAstTkT9bO OjJWI/dCwm4d7gi5rH4ZoHo8W/WE94ZwPEQlQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748618228; x=1749223028; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=CwEZ41FKKXzPM3VizCDKbYfXUu5qRytqRpgVGhD4QRw=; b=RMxrFq9Sajk+G5dBlL62A9tpQtOd7wT5pe/Nwa0OzkLT1+MhBciOhp5z5V6mRvAMym aNVjYOGOOUCDdfcm4YmdctrTcZVwpcLpLyL9+ncrlWWj+89vZqK8uArYAIeTyYB+9voL h30xHIjQG9F0RA/rCi5D995jg20MuBoQbO75WJUvairqJSUW4pvN8dhqI2qxjZmFZ91A gTeWTWwG7pm7e9gHlNj0DAckInKVf9pxUlnHVz2He4ebxmNEpgBCGfsfQ5B/nTjCWRc4 AW52BhAFl64cpf2uH7u9wJ/i2BakmfLhp6iwU2iFjhmXpd5VyxbRhk6aejU5X/7YkFLj 0iLg== X-Forwarded-Encrypted: i=2; AJvYcCWznxncTEpjXPssa8UyEqy27PFGeqRXpkz+9JKfzYvEa2GoVm0xBA7cLgqxnZA41taV2jLfeNoyCIFZvwYQ@patchwork.amarulasolutions.com X-Gm-Message-State: AOJu0Yy2wz10VZZERnKP5Juj1CdNcdquNOKH3tPfq0Hbg/HQvgrXhgJW xu39m6ijpHn88TXpuZRx6yM0djULnmsn7qdRcvfGJ1NHJHh60A5gU3JUBYaaWaRlZYbjNA== X-Google-Smtp-Source: AGHT+IF68er9MYiJuuisNPhwrA9yDyKDSuHO0lwv/XYN7I8h8jMFwnGQq5uji1M77xaCpCbyAxt/nQ== X-Received: by 2002:a05:6402:13cf:b0:5fc:994c:b6ee with SMTP id 4fb4d7f45d1cf-6057c1c3375mr2195800a12.8.1748618228209; Fri, 30 May 2025 08:17:08 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com; h=AZMbMZfgUAtGK63LP1xl08E0PCBgxEQCmCyC+Cu8S+JLt8my7A== Received: by 2002:a05:6402:13ca:b0:602:104a:c090 with SMTP id 4fb4d7f45d1cf-6053866c0d5ls2138553a12.0.-pod-prod-05-eu; Fri, 30 May 2025 08:17:06 -0700 (PDT) X-Received: by 2002:a17:907:3da1:b0:ad8:9257:5737 with SMTP id a640c23a62f3a-adb36b693dfmr251843266b.25.1748618225733; Fri, 30 May 2025 08:17:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1748618225; cv=none; d=google.com; s=arc-20240605; b=M7kTJIA6rN8zawXzF3yTOq6D6twOX7bK5tRaGYo33TmuDRy5CktrI5t8qP+5unLtAe tTGvWhR2cfWANyHlhSdNHthDBivzq7p2sww+LzdCSthiLnJqu1cu++1uZfttTkH+6uBX +9nL6HwAupembcJejT4+kC2NOaepwPn9Kpqbxn4rts0H/b35TdKHxQOloU1pdqAojNrK SPeURhqsUVlIDFxzfVbjAhkIPc9WrFJLfwFTrruq1+zvVjAXQw6Q5A/rhOSLyo5tRwUG BDsrv2zYdXzWJc9qCLUBI72t0rRFhtXyflhCJEwc/qQMk4cB55FfWCcwibq1xSHQZFk4 njhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=0N85FxVBxmedtGwBQrtiL6p2XFcDCxFvfeLydJZAri4=; fh=GkSlRMvUpA++JRIFOeyiqh2zPHl4vUnU/KN2JOyvu8g=; b=UEfqE35fkvHTWVC/FA7DEs5gAwuJyPncyqttfDDr4OYXIMARahIIWTnwrzKwDv+5z8 /AZGReO19SdqoOktl0wtm7SLlVN9jrhACgzXWMQRGV1LqD/b9FwEo0mGAIk7+p12vL+k /qls/x6vDoxibn2sXEyve/dlf+oCwNLo77q3ibQsiamEPV89xpg8+BclqBszCjLCzh7o ynhG++DDGaZNx0JfGuxbcuLKS1k3vjmrMDkhwDxQzEC3Pv3Z6Mk00DsQVT3ILjtZg28H 62NBYhO7EQsgEO3ox4u4sQW7lWMPesa9OXdTO988X65cNup5w7Q4tktNMEooXUIU/3G0 6bMg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ecMJHtlm; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a640c23a62f3a-adb34cd1b9asor84607766b.3.2025.05.30.08.17.05 for (Google Transport Security); Fri, 30 May 2025 08:17:05 -0700 (PDT) Received-SPF: pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Gm-Gg: ASbGncuLOIn4QTDgoGjPPFE8snr1nZndxSbaMS5LCwbgtN5vTbh2Uf9U7pmkqYNoKGN /eeVanOcxwpsWiDhP0IAlajNSC7U0FWWFfxdBHoqG99DgS6wb3cHap0S6K9woR47yYzKRD8Ku4z 5d7QPyHcCbdBgN7ruG9pMZ48mt9ih3uPmviP/gxVtRfNBgvdlakqpRxWqcbn/lpVWV6TKKYmFZ4 2F4EvO8sDhwSY2xmjzaE58T0sbE+z4MycCxEJMzc9GdzPmhCSTzmxBvJIT+Y03goo21sGN5+sQZ DgaAhijxvfx/e0GJVWmzCXp+p6e/VQ//tYIBKGYFayUH9vQee3JHkFC+tPsxoL+THIuhnepl9I+ FU8On0SdUc2QCgdfdI9gN/SNXchBXund3SKQ= X-Received: by 2002:a17:907:2cc4:b0:ad5:430b:9013 with SMTP id a640c23a62f3a-adb36c0b29fmr255354366b.42.1748618225282; Fri, 30 May 2025 08:17:05 -0700 (PDT) Received: from panicking.. (mob-176-245-161-96.net.vodafone.it. [176.245.161.96]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d82dd12sm345507966b.58.2025.05.30.08.17.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 08:17:04 -0700 (PDT) From: Michael Trimarchi To: u-boot@lists.denx.de Cc: linux-amarula@amarulasolutions.com, cniedermaier@dh-electronics.com, Michael Trimarchi , Ilias Apalodimas , Jerome Forissier , Marek Vasut , Patrick Barsanti , Peng Fan , Tom Rini Subject: [PATCH v4 4/4] configs/imx6ulz_smm_m2_defconfig: Enable clock framework Date: Fri, 30 May 2025 17:16:46 +0200 Message-ID: <20250530151653.3695020-4-michael@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530151653.3695020-1-michael@amarulasolutions.com> References: <20250530151653.3695020-1-michael@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: michael@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=ecMJHtlm; spf=pass (google.com: domain of michael@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=michael@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com; dara=pass header.i=@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Enable the clock framework on the m2 platform. This helps to increase the NAND controller performance. Signed-off-by: Michael Trimarchi --- Changes in v4: - None Changes in v3: - None Changes in v2: - Ajust commit message - drop CONFIG_DM_MTD selected already by MXS_NAND_DT configs/imx6ulz_smm_m2_defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/configs/imx6ulz_smm_m2_defconfig b/configs/imx6ulz_smm_m2_defconfig index 436bfb78cc2..6e425d6e52d 100644 --- a/configs/imx6ulz_smm_m2_defconfig +++ b/configs/imx6ulz_smm_m2_defconfig @@ -43,6 +43,8 @@ CONFIG_ENV_IS_IN_NAND=y CONFIG_SYS_RELOC_GD_ENV_ADDR=y CONFIG_NO_NET=y CONFIG_BOUNCE_BUFFER=y +CONFIG_CLK_COMPOSITE_CCF=y +CONFIG_CLK_IMX6UL=y CONFIG_USB_FUNCTION_FASTBOOT=y CONFIG_FASTBOOT_BUF_ADDR=0x82000000 CONFIG_FASTBOOT_FLASH=y