| Message ID | 20230601170602.2845768-1-dario.binacchi@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-amarula+bncBCQ4XFG47UFRBANA4ORQMGQETTWAELY@amarulasolutions.com> X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id BB0D940F42 for <linux-amarula@patchwork.amarulasolutions.com>; Thu, 1 Jun 2023 19:06:09 +0200 (CEST) Received: by mail-ed1-f71.google.com with SMTP id 4fb4d7f45d1cf-513ede5a2afsf785410a12.1 for <linux-amarula@patchwork.amarulasolutions.com>; Thu, 01 Jun 2023 10:06:09 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1685639169; cv=pass; d=google.com; s=arc-20160816; b=wQfoNdyx1nIxcApWNPLh1eXSZAI8BXj1nDVINv3yBS/Ige0uH9OwkscyElKnPXW6d0 4f4jqtl2YpTagMi1XJ6xbcWJtHWmmgZcGGQsUAKv0WYYbavhZtJ8W8U/fN0evu9hkW9w XQCItNAtUgUeFJdswQhmUOQfzXPnCQGYzoiUfuSkD0Lpbe4tLWKbj70akOItwy41Ahck 9giGlfg63zjQbaNP9mKpg2xaG8NJ0zV5xVvzb9mhjNP/YHQp1fYHwlM4oNTU1/JCUPsK qByBQmgvL6PCIPP9xYeiNCVgChjQW77O6p2WemrHHakcMEdkigUR7kPDGUTIS+8dImFa 29lA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:message-id:date:subject:cc:to :from:dkim-signature; bh=vX4je3rUepgIUKvFZrQR7ZbyQ0EwlHI2eiafkR4bLyo=; b=QB7klN6pnX1ZQ3DBBXIb4drff8RySh7pL2dvrAJu3oe4wrlQbZxn9swo9P5TytmiBr vI30VRVfK8BQ5jLH6Qi9q1nEnAAV4nvoSPOafoEY3frEobTYQuuC7zoIt6kewkGhIoGm 3Zq20F3mtmi/9ZlLHGbilVj8GFqrLOGhe9Hu6mDvEQUwm7Y1RWZSQF2PjNQIOTEAUWO6 WYGQJ+MJvVWm0XavC+vVC65zxdhx10G+WY/P0UiCKrW/HHJKHxEqjPc6DWC3noBk5ovc JtxWl+bX3Ymk24OaG0NATmsICfqKfwUs70M8sePyORUEmMUo7l6Abb2lNVkCZnUPFI6L B79A== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="B97xl/QS"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1685639169; x=1688231169; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:message-id:date:subject:cc:to:from :from:to:cc:subject:date:message-id:reply-to; bh=vX4je3rUepgIUKvFZrQR7ZbyQ0EwlHI2eiafkR4bLyo=; b=XuvD//fqgIBjZBBrS9DUHZiegnuckPoCS03IcEA+ZOg5B83mnLEgit3WrcHoLsKByv g4jb5XesQeFQYeqN6viLq2+FB0smSatK6nnWY2kbiYtJYxYZrNMlZelOyS+ndM1U2DA7 fvj3DciPApN+wutNF64Q5YPEAn/GENk9MQVsM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685639169; x=1688231169; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :message-id:date:subject:cc:to:from:x-beenthere:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=vX4je3rUepgIUKvFZrQR7ZbyQ0EwlHI2eiafkR4bLyo=; b=L6KVm29AeflMQlbEfeuVUtn9pjf0mTmZdHdpcflSWujhgYI66zxtX5EOWy1iUayMoD TzaQ+eQdYOE+5cYudYK4ZSlGGq3mLeVu0Mz81Jfy0HGp+gW6kP9+p3fevloAJ2K3qmP6 9LRQEqIqcxWoHanr6KySlqvZmPgXx7ShUmc5M0dW7Hi03XIfQdgtAAdmiOOxkAZfZh8h ggzdD8xuufkAr5vJkzuv4dP4aYMnzG3Htd30e6bvmshy1NmOVFSxdgxIFl00/RKLrTXf SPjcWC+vuy+zIe6QpPiTPeak13/hMZ6ahJ2XWAGQiZ4o9A5eVt2ZUH4PvLdxHcDYKN9P uvFQ== X-Gm-Message-State: AC+VfDxBsG1WovTC4OChyDYZdgYBp2kaDtqs2FGHPkNGO0z5CBvBskFl AepGBDuhUdRCZb925btNtbrFgvIs X-Google-Smtp-Source: ACHHUZ4ZeqUmmoUy9iUdjGHvqwjefJI+B+hfRciQYp45wYu4Z2gS4VqVm6SUL+VGGHhbSuTopjPSnw== X-Received: by 2002:aa7:c2c8:0:b0:514:8df2:b6e6 with SMTP id m8-20020aa7c2c8000000b005148df2b6e6mr387061edp.15.1685639169435; Thu, 01 Jun 2023 10:06:09 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:aa7:c60b:0:b0:514:7fab:294e with SMTP id h11-20020aa7c60b000000b005147fab294els665651edq.1.-pod-prod-08-eu; Thu, 01 Jun 2023 10:06:08 -0700 (PDT) X-Received: by 2002:aa7:c457:0:b0:514:9e1b:d21c with SMTP id n23-20020aa7c457000000b005149e1bd21cmr364403edr.31.1685639167774; Thu, 01 Jun 2023 10:06:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685639167; cv=none; d=google.com; s=arc-20160816; b=Y0IQZao3+CbZABLnkhri2wDzxzroaWegEFTx8AA5p+ZCR7hNn5fVv4QiZWiKS71r8x qSII96PRmblh/PLMjreNtRKMYYAPiYkzZzKBS9bDUm11JZqxPOsWUhunRBCiqL0Qn237 trZiy1MG2cCXLtM87K5kDjRGdKa7XZ/uuDAz9ExufDQPzcyY5Unt9S5G516EqJ86SI7S 1lI4psiuKXipYKG3TrTCklOBxBpRs9DVo0bN7pIId8xzNJOQAzOB/n4/+li8tz77dWUL 6FeK84BIlqRFV4wEeiGyaOz9513IcywYUerRdboXwUsEYTPYCdBM+PiuQuQlOvZyPX5p UAvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=JmOoM4inSCJBR8S0rajelz+DFtakxP3fBnydY/lz0ss=; b=hw1lzeFUM5hqGF/n0BVt/ZGZeNrEtNa5Y+O90qpganydBbKEOurHdOZvpFv+43CjaO SZVjlfYLdbG6b45Ks17VZw/2QBWm5QnQMaa50lvTt34QqRnf8tUV7FXMmKDd2pb2C/9c 6jk6gjapV/nlJIHFtQSPRpehMT+sRQ3T82QdNT4OoSlnDOen2ZSvvH22QkS9db5r7r+m qLk5ieZfHrrSHeeOlySlMTjaY80aAX0eJR9x0+wgialc6s3m1NTwhMdsKPKmoaTPCEaK FHvnrKFMr2K1RH3vFfiwbSvJlZhzuSSQiEzyXpZaJfNhbN4js6+mWgg7tRZXDKVM+fwP eQMg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="B97xl/QS"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id a28-20020a509b5c000000b00514bacca9e7sor2201573edj.5.2023.06.01.10.06.07 for <linux-amarula@amarulasolutions.com> (Google Transport Security); Thu, 01 Jun 2023 10:06:07 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:aa7:c2c8:0:b0:514:8df2:b6e6 with SMTP id m8-20020aa7c2c8000000b005148df2b6e6mr386981edp.15.1685639167464; Thu, 01 Jun 2023 10:06:07 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-95-248-31-20.retail.telecomitalia.it. [95.248.31.20]) by smtp.gmail.com with ESMTPSA id c10-20020aa7c98a000000b0050bc6983041sm7228323edt.96.2023.06.01.10.06.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Jun 2023 10:06:07 -0700 (PDT) From: Dario Binacchi <dario.binacchi@amarulasolutions.com> To: u-boot@lists.denx.de Cc: Dario Binacchi <dario.binacchi@amarulasolutions.com>, Amarula patchwork <linux-amarula@amarulasolutions.com>, Patrice Chotard <patrice.chotard@foss.st.com>, Patrick Delaunay <patrick.delaunay@foss.st.com>, Simon Glass <sjg@chromium.org>, Tom Rini <trini@konsulko.com>, michael@amarulasolutions.com, uboot-stm32@st-md-mailman.stormreply.com Subject: [PATCH] ARM: dts: stm32: fix display pinmux for stm32f746-disco Date: Thu, 1 Jun 2023 19:06:02 +0200 Message-Id: <20230601170602.2845768-1-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b="B97xl/QS"; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: <linux-amarula.amarulasolutions.com> X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>, <mailto:linux-amarula@amarulasolutions.com> List-Help: <https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>, <mailto:linux-amarula+help@amarulasolutions.com> List-Archive: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/> List-Unsubscribe: <mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>, <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe> |
| Series |
ARM: dts: stm32: fix display pinmux for stm32f746-disco
|
|
Commit Message
Dario Binacchi
June 1, 2023, 5:06 p.m. UTC
As reported by the datasheet (DocID027590 Rev 4) for PG12:
- AF9 -> LCD_B4
- AF14 -> LCD_B1
So replace AF14 with AF9 for PG12 in the dts.
Fixes: fe63d3cfb77ef ("ARM: dts: stm32: Sync DT with v4.20 kernel for stm32f7")
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
---
arch/arm/dts/stm32f746-disco-u-boot.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
Comments
On Thu, Jun 01, 2023 at 07:06:02PM +0200, Dario Binacchi wrote: > As reported by the datasheet (DocID027590 Rev 4) for PG12: > - AF9 -> LCD_B4 > - AF14 -> LCD_B1 > > So replace AF14 with AF9 for PG12 in the dts. > > Fixes: fe63d3cfb77ef ("ARM: dts: stm32: Sync DT with v4.20 kernel for stm32f7") > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > --- > > arch/arm/dts/stm32f746-disco-u-boot.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm/dts/stm32f746-disco-u-boot.dtsi b/arch/arm/dts/stm32f746-disco-u-boot.dtsi > index 19b5451db441..522cffb1ac9f 100644 > --- a/arch/arm/dts/stm32f746-disco-u-boot.dtsi > +++ b/arch/arm/dts/stm32f746-disco-u-boot.dtsi > @@ -169,7 +169,7 @@ > ltdc_pins: ltdc@0 { > pins { > pinmux = <STM32_PINMUX('E', 4, AF14)>, /* B0 */ > - <STM32_PINMUX('G',12, AF14)>, /* B4 */ > + <STM32_PINMUX('G',12, AF9)>, /* B4 */ > <STM32_PINMUX('I', 9, AF14)>, /* VSYNC */ > <STM32_PINMUX('I',10, AF14)>, /* HSYNC */ > <STM32_PINMUX('I',14, AF14)>, /* CLK */ Why is this whole stanza in a -u-boot.dtsi file and not an upstream file?
On Thu, Jun 1, 2023 at 7:11 PM Tom Rini <trini@konsulko.com> wrote: > > On Thu, Jun 01, 2023 at 07:06:02PM +0200, Dario Binacchi wrote: > > As reported by the datasheet (DocID027590 Rev 4) for PG12: > > - AF9 -> LCD_B4 > > - AF14 -> LCD_B1 > > > > So replace AF14 with AF9 for PG12 in the dts. > > > > Fixes: fe63d3cfb77ef ("ARM: dts: stm32: Sync DT with v4.20 kernel for stm32f7") > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > > > --- > > > > arch/arm/dts/stm32f746-disco-u-boot.dtsi | 2 +- > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > diff --git a/arch/arm/dts/stm32f746-disco-u-boot.dtsi b/arch/arm/dts/stm32f746-disco-u-boot.dtsi > > index 19b5451db441..522cffb1ac9f 100644 > > --- a/arch/arm/dts/stm32f746-disco-u-boot.dtsi > > +++ b/arch/arm/dts/stm32f746-disco-u-boot.dtsi > > @@ -169,7 +169,7 @@ > > ltdc_pins: ltdc@0 { > > pins { > > pinmux = <STM32_PINMUX('E', 4, AF14)>, /* B0 */ > > - <STM32_PINMUX('G',12, AF14)>, /* B4 */ > > + <STM32_PINMUX('G',12, AF9)>, /* B4 */ > > <STM32_PINMUX('I', 9, AF14)>, /* VSYNC */ > > <STM32_PINMUX('I',10, AF14)>, /* HSYNC */ > > <STM32_PINMUX('I',14, AF14)>, /* CLK */ > > Why is this whole stanza in a -u-boot.dtsi file and not an upstream > file? I just submitted a series to the linux kernel to add support for display on stm32f746-disco. https://lore.kernel.org/linux-arm-kernel/20230601170320.2845218-1-dario.binacchi@amarulasolutions.com/T/ Thanks and regards, Dario > > -- > Tom
Hi Tom On 6/1/23 19:11, Tom Rini wrote: > On Thu, Jun 01, 2023 at 07:06:02PM +0200, Dario Binacchi wrote: >> As reported by the datasheet (DocID027590 Rev 4) for PG12: >> - AF9 -> LCD_B4 >> - AF14 -> LCD_B1 >> >> So replace AF14 with AF9 for PG12 in the dts. >> >> Fixes: fe63d3cfb77ef ("ARM: dts: stm32: Sync DT with v4.20 kernel for stm32f7") >> Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> >> >> --- >> >> arch/arm/dts/stm32f746-disco-u-boot.dtsi | 2 +- >> 1 file changed, 1 insertion(+), 1 deletion(-) >> >> diff --git a/arch/arm/dts/stm32f746-disco-u-boot.dtsi b/arch/arm/dts/stm32f746-disco-u-boot.dtsi >> index 19b5451db441..522cffb1ac9f 100644 >> --- a/arch/arm/dts/stm32f746-disco-u-boot.dtsi >> +++ b/arch/arm/dts/stm32f746-disco-u-boot.dtsi >> @@ -169,7 +169,7 @@ >> ltdc_pins: ltdc@0 { >> pins { >> pinmux = <STM32_PINMUX('E', 4, AF14)>, /* B0 */ >> - <STM32_PINMUX('G',12, AF14)>, /* B4 */ >> + <STM32_PINMUX('G',12, AF9)>, /* B4 */ >> <STM32_PINMUX('I', 9, AF14)>, /* VSYNC */ >> <STM32_PINMUX('I',10, AF14)>, /* HSYNC */ >> <STM32_PINMUX('I',14, AF14)>, /* CLK */ > > Why is this whole stanza in a -u-boot.dtsi file and not an upstream > file? > LTDC entry has been put in stm32f746-disco-u-boot.dtsi by anticipation as described in commit 01aabf97d1f0 ("ARM: dts: stm32: Migrate U-boot nodes to U-boot DT files for stm32f7") So U-Boot DT will be synchronized with kernel one when Dario series will be available in kernel release. The LTDC entry located in stm32f746-disco-u-boot.dtsi will be then removed. Thanks Patrice
diff --git a/arch/arm/dts/stm32f746-disco-u-boot.dtsi b/arch/arm/dts/stm32f746-disco-u-boot.dtsi index 19b5451db441..522cffb1ac9f 100644 --- a/arch/arm/dts/stm32f746-disco-u-boot.dtsi +++ b/arch/arm/dts/stm32f746-disco-u-boot.dtsi @@ -169,7 +169,7 @@ ltdc_pins: ltdc@0 { pins { pinmux = <STM32_PINMUX('E', 4, AF14)>, /* B0 */ - <STM32_PINMUX('G',12, AF14)>, /* B4 */ + <STM32_PINMUX('G',12, AF9)>, /* B4 */ <STM32_PINMUX('I', 9, AF14)>, /* VSYNC */ <STM32_PINMUX('I',10, AF14)>, /* HSYNC */ <STM32_PINMUX('I',14, AF14)>, /* CLK */