| Message ID | 20250917080534.1772202-5-dario.binacchi@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path:
<linux-amarula+bncBCQ4XFG47UFRBXGXVHDAMGQE5DZRKPY@amarulasolutions.com>
X-Original-To: linux-amarula@patchwork.amarulasolutions.com
Delivered-To: linux-amarula@patchwork.amarulasolutions.com
Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com
[209.85.208.69])
by ganimede.amarulasolutions.com (Postfix) with ESMTPS id A5E603F14F
for <linux-amarula@patchwork.amarulasolutions.com>;
Wed, 17 Sep 2025 10:05:49 +0200 (CEST)
Received: by mail-ed1-f69.google.com with SMTP id
4fb4d7f45d1cf-62857c0a375sf6059881a12.3
for <linux-amarula@patchwork.amarulasolutions.com>;
Wed, 17 Sep 2025 01:05:49 -0700 (PDT)
ARC-Seal: i=2; a=rsa-sha256; t=1758096349; cv=pass;
d=google.com; s=arc-20240605;
b=hIyFAnCLkYr+/iXiJGcShb8AAKl3ZdM+/yQrhYF0xb4Qy8pahuOGO3tDgJJ/Ys8Mlj
OB839/NL4RpBdbxtASUT3uofdY2s5syDvabDTlX/vHT+S0m1pIkhO0HQ/FTY4B/rsmqa
ejFy1pEMJa5bBoqhKaHi9EBp8ZJE8nqraMtGf55R080yK9Buk9gPCI8mPekG9sHca1vc
ADflf+PhxNwAcHR97aDWxY4cye75xqtWU9GszNIkQU04BH02AK/DfBzOqKccniv4b+su
W/USrU3UmRyuYYbSsUSn7cp5MWHYh19XHE3No8sMaBo8jr0imAN69KWQM/xC0Ak5Skxp
mj/A==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20240605;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:dkim-signature;
bh=HVciGDsDAmamgiAE3MKccHpZY09CYsIPDOzQLmQjwjY=;
fh=Eu4PJHOrmpAh99MpM7H0TbGLmAHQoHfm8er8uxiQwCM=;
b=jKAUFYWJq/jSweYFVdGqnwMOSygnBqD65tm8qv4cnHQw0VWuHZnMaQ/RPx4qWV9wqs
1RHs1eAN1vNH0t9XHYcVDxJDKMmCL2joVV/bnJ1eWXqUXOXVSjOa4r1BHUbuiMon/PmI
274eLRezWn6lMqHR6CHH/hE4xsBouFlrN0WUcsnmTUO4sNqSMlvm86teGrwdIN8c8rqw
IERJAUwdu+yRhg1HiUF2+3sLliRb/xzVKx+UEPeBXQEkwCrBm7vGmu04Cqk0ulZCPywk
HsBFOuOygdpz1NxCPsItngIoJ7QqzjDkZp5YI8uRn1/KR8l2b7pf6G2CSW0f8IwafWGj
28DA==;
darn=patchwork.amarulasolutions.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=Cx+nGiux;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=pass header.i=@amarulasolutions.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=amarulasolutions.com; s=google; t=1758096349; x=1758701149;
darn=patchwork.amarulasolutions.com;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:x-original-authentication-results
:x-original-sender:mime-version:references:in-reply-to:message-id
:date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to;
bh=HVciGDsDAmamgiAE3MKccHpZY09CYsIPDOzQLmQjwjY=;
b=OxSCB6tREpfJliwd5no1gisVVnMnzNEY/uCoS+P2ddQHk2jKweTjHcneFgxoGMU+je
AclvhT1qOxMCEonL9pnH0UbCQHS530E1xTyvT3J1B00W4eMZoNvQgFzaWoV8nTmUkuW5
dZcURrIfNh8TmYVn3+XOvZwUnnq3isBp99A/A=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1758096349; x=1758701149;
h=list-unsubscribe:list-archive:list-help:list-post
:x-spam-checked-in-group:list-id:mailing-list:precedence
:x-original-authentication-results:x-original-sender:mime-version
:references:in-reply-to:message-id:date:subject:cc:to:from
:x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id
:reply-to;
bh=HVciGDsDAmamgiAE3MKccHpZY09CYsIPDOzQLmQjwjY=;
b=WttR6eNIhHalj/LozQM1q2We06ehZtMD197DZ3x3z7D/bnUGEwuDj2CGi54T1CtOc2
I6ilqhYIf/wi3VO88IFmhc8CRiXYyEz6iguXMTdGOe38Yq+NEwE3C+D9RrcojT5m8bHQ
1jRozku5nWmmgU2+4t3OGNKFTaIEfAd3c7rnMjEx2uDvGBbF578u00hSVCSANQ/crRav
uWjlVJF8IloFWXXT0J7p2L8+HJelEbaiDNG6WYQDPyyOLQi+qgvfDKg3QpHCsDw9MZUi
4Ak5ZiuB0T8zz3QXBgpHk8n909IE5wR3tZc1Xre9yDZfFCJ9bePPd0+eLe/xxZnbc05s
MSCA==
X-Forwarded-Encrypted: i=2;
AJvYcCWR3xeoG606RXvcgpGBqQDQEUmgWaEdkMNh9pWCOmerbNWi6c8kdQ3ZCGD1bkM+1iY9frPCZpwyYA0XssbJ@patchwork.amarulasolutions.com
X-Gm-Message-State: AOJu0YyEndH7TKXzbSzzZlGBZBcoC2hDUde5VCG24NRE/3YKrYlUqKI2
6DLqPQWNYR6gXS+d7gFAh9PMC+v729aHXk9IWkenjhOqD5DoxLYgD7DfjU9aJkujpQ/0hQ==
X-Google-Smtp-Source:
AGHT+IGHwuvkcl08Vf+ZXG+tL+R1fHN0LDJRBCVSrHPy1d4QZ+5Kb1l5BVmJBOq698s8CUf+L/8KWQ==
X-Received: by 2002:a05:6402:34c9:b0:622:dccd:5bc4 with SMTP id
4fb4d7f45d1cf-62f83c2da29mr1332429a12.11.1758096349310;
Wed, 17 Sep 2025 01:05:49 -0700 (PDT)
X-BeenThere: linux-amarula@amarulasolutions.com;
h=ARHlJd40H2QmRtjlbV9AEQVPiJCyZwfmHzecpBSec7rSR9O8jQ==
Received: by 2002:a05:6402:52c1:b0:61c:38df:202f with SMTP id
4fb4d7f45d1cf-62eba65972bls5948567a12.0.-pod-prod-06-eu; Wed, 17 Sep 2025
01:05:47 -0700 (PDT)
X-Received: by 2002:a17:907:97c7:b0:b0b:8d02:f350 with SMTP id
a640c23a62f3a-b1bb2366975mr151111166b.28.1758096344062;
Wed, 17 Sep 2025 01:05:44 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1758096344; cv=none;
d=google.com; s=arc-20240605;
b=IzMYENeNUiEpeebITYLXVcxklbGvWSKwOjKhgI+nQZPKnH3r+h+B0r01rVgjqaed7M
dmGjPtG/Aytj/Ey7kqsB7M5a+iIwoe+EKEnlx+5f2sLMAylOLDK4P7NG8ZHJxSDZMluo
SXCF5OOOLps2bGk9I5aaVSLlIDUFGPW6r5k+hMgM/PYr0gF9jTtvF4eu1DtUq8Rs5P/R
uhmmuFUuq312A0sXD0gZKZK7wfiF+vI/9BZR+tASfMvxHPMEE7+TP7mvWHwywp3obhH/
8LWIA8NjLxyOvHlmNspN4UMppCgCNTcNtdrRPvJh+WpOO3g2Bt3tGQIUeDElVpBs/tC9
E1JA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20240605;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:dkim-signature;
bh=lA/la65cC0J/yoE9Qt381Ko1XSyZ3tw4GtydE8nU3zI=;
fh=C/eAVD10NeJkhxy8axdQG0kbCKLcVsvEXdenspgcTPQ=;
b=XAEAt4+3HPWtrrMbUWuZSMeJyY9VK7Yjt4csuP932lx0UqsrRcbujmmTNLgybVGWxJ
9+vuSZgjgJn25v9Hap5Ssvb0ZYv+Ho1LHssC0OtS3GDAN39zfz/Wey/wCgs2j+VipSBN
Ppr8pHqpJ4Rp1J1XE8yn1sEwoZ+hdXn26wAs02csmFLJ3yFWQraSN6VNOsqH/w3JdI6r
Yc94ifkvzWnzCcg2LkWh9sxEyueazzaHg60AyGaq3jJ61x8cqKgWSaFVAzybjWn2juph
e5u0ZCncxqjfIEGJZVBjadF9Bt2ioKP3zD1PZVs4vvwbMu2///J90g39P4D4XjY1NASZ
p7WA==;
dara=google.com
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=Cx+nGiux;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=pass header.i=@amarulasolutions.com
Received: from mail-sor-f41.google.com (mail-sor-f41.google.com.
[209.85.220.41])
by mx.google.com with SMTPS id
a640c23a62f3a-b07b32995eesor753832066b.11.2025.09.17.01.05.44
for <linux-amarula@amarulasolutions.com>
(Google Transport Security);
Wed, 17 Sep 2025 01:05:44 -0700 (PDT)
Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41;
X-Gm-Gg: ASbGnctQ7Y0rlPwVs+zPNRyF5VHG2Ivz1rP5K30kNddwDndlG/K51GBY2u6arK9/le1
tWGFzSYcHjhHQQxDrTRHmSt1LutCjv3fst1Ye/nV6a55Xabc+lxUMvWQKqRcM1w8CpSZg03rpKt
bQ/4f/aOxYDrtSuO98pdJkYAXbxznzN4cY0VxxLnKFj8JL43w9jkT7mchwCAt2Yq4hEMhoUrLgo
QlWbrAxRVHb3cHYNfh08NpkzP6hXO1RuNWC/FciostKQq2f8T6Ae+Vv5XIUxfWrNJAolQU67i0g
2o95nRx5o1fBCgnfGEY5F18XfETIuUXzbZQO0+dfpMuym2WBtScfwfayvTTMhJlGYlGetYB/jaF
2zDihfXMKW1vYB8c1KL12Y/vvT+qR6lWNuMvCkPS1Yc5iv67lTopJfJuN34I=
X-Received: by 2002:a17:906:d555:b0:afe:ef8a:ac69 with SMTP id
a640c23a62f3a-b1bb7d419ddmr158716766b.43.1758096343566;
Wed, 17 Sep 2025 01:05:43 -0700 (PDT)
Received: from localhost.localdomain
([2001:b07:6474:ebbf:1215:4a13:8ee5:da2a])
by smtp.gmail.com with ESMTPSA id
a640c23a62f3a-b07e1aed5ffsm924936766b.81.2025.09.17.01.05.42
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Wed, 17 Sep 2025 01:05:43 -0700 (PDT)
From: Dario Binacchi <dario.binacchi@amarulasolutions.com>
To: linux-kernel@vger.kernel.org
Cc: linux-amarula@amarulasolutions.com,
Frank Li <Frank.Li@nxp.com>,
Dario Binacchi <dario.binacchi@amarulasolutions.com>,
Conor Dooley <conor+dt@kernel.org>,
Dmitry Torokhov <dmitry.torokhov@gmail.com>,
Fabio Estevam <festevam@gmail.com>,
Haibo Chen <haibo.chen@nxp.com>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Rob Herring <robh@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Shawn Guo <shawnguo@kernel.org>,
devicetree@vger.kernel.org,
imx@lists.linux.dev,
linux-arm-kernel@lists.infradead.org,
linux-input@vger.kernel.org
Subject: [PATCH v4 4/6] dt-bindings: touchscreen: fsl,imx6ul-tsc: support
glitch thresold
Date: Wed, 17 Sep 2025 10:05:09 +0200
Message-ID: <20250917080534.1772202-5-dario.binacchi@amarulasolutions.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20250917080534.1772202-1-dario.binacchi@amarulasolutions.com>
References: <20250917080534.1772202-1-dario.binacchi@amarulasolutions.com>
MIME-Version: 1.0
X-Original-Sender: dario.binacchi@amarulasolutions.com
X-Original-Authentication-Results: mx.google.com; dkim=pass
header.i=@amarulasolutions.com header.s=google header.b=Cx+nGiux;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=pass header.i=@amarulasolutions.com
Content-Type: text/plain; charset="UTF-8"
Precedence: list
Mailing-list: list linux-amarula@amarulasolutions.com;
contact linux-amarula+owners@amarulasolutions.com
List-ID: <linux-amarula.amarulasolutions.com>
X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com
X-Google-Group-Id: 476853432473
List-Post:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>,
<mailto:linux-amarula@amarulasolutions.com>
List-Help:
<https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>,
<mailto:linux-amarula+help@amarulasolutions.com>
List-Archive:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/>
List-Unsubscribe:
<mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>,
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe>
|
| Series |
Input: imx6ul_tsc - set glitch threshold by dts property
|
|
Commit Message
Dario Binacchi
Sept. 17, 2025, 8:05 a.m. UTC
Support the touchscreen-glitch-threshold-ns property.
Drivers must convert this value to IPG clock cycles and map it to one of
the four discrete thresholds exposed by the TSC_DEBUG_MODE2 register:
0: 8191 IPG cycles
1: 4095 IPG cycles
2: 2047 IPG cycles
3: 1023 IPG cycles
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
---
Changes in v4:
- Adjust property description following the suggestions of
Conor Dooley and Frank Li.
- Update the commit description.
Changes in v3:
- Remove the final part of the description that refers to
implementation details.
.../bindings/input/touchscreen/fsl,imx6ul-tsc.yaml | 14 ++++++++++++++
1 file changed, 14 insertions(+)
Comments
On Wed, Sep 17, 2025 at 10:05:09AM +0200, Dario Binacchi wrote: > Support the touchscreen-glitch-threshold-ns property. > > Drivers must convert this value to IPG clock cycles and map it to one of binding descript hardware, not drivers. So below sentence should be better. "TSC only supports the four discrete thresholds, counted by IPG clock cycles. See SC_DEBUG_MODE2 register." > the four discrete thresholds exposed by the TSC_DEBUG_MODE2 register: > > 0: 8191 IPG cycles > 1: 4095 IPG cycles > 2: 2047 IPG cycles > 3: 1023 IPG cycles > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > --- > > Changes in v4: > - Adjust property description following the suggestions of > Conor Dooley and Frank Li. > - Update the commit description. > > Changes in v3: > - Remove the final part of the description that refers to > implementation details. > > .../bindings/input/touchscreen/fsl,imx6ul-tsc.yaml | 14 ++++++++++++++ > 1 file changed, 14 insertions(+) > > diff --git a/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml b/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml > index 678756ad0f92..1975f741cf3d 100644 > --- a/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml > +++ b/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml > @@ -62,6 +62,20 @@ properties: > description: Number of data samples which are averaged for each read. > enum: [ 1, 4, 8, 16, 32 ] > > + touchscreen-glitch-threshold-ns: > + description: | > + Minimum duration in nanoseconds a signal must remain stable > + to be considered valid. > + > + Drivers must convert this value to IPG clock cycles and map > + it to one of the four discrete thresholds exposed by the > + TSC_DEBUG_MODE2 register: same as commit messsage, talk about hardware. > + > + 0: 8191 IPG cycles > + 1: 4095 IPG cycles > + 2: 2047 IPG cycles > + 3: 1023 IPG cycles > + This case genenerally need enum 4 values, but it relates IPG frequency. I have not idea how to restrict it base on clk frequency. May DT mainatainer have idea. Frank > required: > - compatible > - reg > -- > 2.43.0 > To unsubscribe from this group and stop receiving emails from it, send an email to linux-amarula+unsubscribe@amarulasolutions.com.
On Wed, Sep 17, 2025 at 12:07:44PM -0400, Frank Li wrote: > On Wed, Sep 17, 2025 at 10:05:09AM +0200, Dario Binacchi wrote: > > Support the touchscreen-glitch-threshold-ns property. > > > > Drivers must convert this value to IPG clock cycles and map it to one of > > binding descript hardware, not drivers. So below sentence should be better. > > "TSC only supports the four discrete thresholds, counted by IPG clock cycles. > See SC_DEBUG_MODE2 register." > > > the four discrete thresholds exposed by the TSC_DEBUG_MODE2 register: > > > > 0: 8191 IPG cycles > > 1: 4095 IPG cycles > > 2: 2047 IPG cycles > > 3: 1023 IPG cycles > > > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > > > --- > > > > Changes in v4: > > - Adjust property description following the suggestions of > > Conor Dooley and Frank Li. > > - Update the commit description. > > > > Changes in v3: > > - Remove the final part of the description that refers to > > implementation details. > > > > .../bindings/input/touchscreen/fsl,imx6ul-tsc.yaml | 14 ++++++++++++++ > > 1 file changed, 14 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml b/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml > > index 678756ad0f92..1975f741cf3d 100644 > > --- a/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml > > +++ b/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml > > @@ -62,6 +62,20 @@ properties: > > description: Number of data samples which are averaged for each read. > > enum: [ 1, 4, 8, 16, 32 ] > > > > + touchscreen-glitch-threshold-ns: > > + description: | > > + Minimum duration in nanoseconds a signal must remain stable > > + to be considered valid. > > + > > + Drivers must convert this value to IPG clock cycles and map > > + it to one of the four discrete thresholds exposed by the > > + TSC_DEBUG_MODE2 register: > > same as commit messsage, talk about hardware. This is fine. It's a generic comment about what must be done with the property by software that helps people understand how to populate it. Reviewed-by: Conor Dooley <conor.dooley@microchip.com> > > + 0: 8191 IPG cycles > > + 1: 4095 IPG cycles > > + 2: 2047 IPG cycles > > + 3: 1023 IPG cycles > > + > > This case genenerally need enum 4 values, but it relates IPG frequency. > I have not idea how to restrict it base on clk frequency. May DT mainatainer > have idea. I don't see how you really can restrict it based on the frequency of a clock that can probably be varied at runtime. To unsubscribe from this group and stop receiving emails from it, send an email to linux-amarula+unsubscribe@amarulasolutions.com.
diff --git a/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml b/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml index 678756ad0f92..1975f741cf3d 100644 --- a/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml +++ b/Documentation/devicetree/bindings/input/touchscreen/fsl,imx6ul-tsc.yaml @@ -62,6 +62,20 @@ properties: description: Number of data samples which are averaged for each read. enum: [ 1, 4, 8, 16, 32 ] + touchscreen-glitch-threshold-ns: + description: | + Minimum duration in nanoseconds a signal must remain stable + to be considered valid. + + Drivers must convert this value to IPG clock cycles and map + it to one of the four discrete thresholds exposed by the + TSC_DEBUG_MODE2 register: + + 0: 8191 IPG cycles + 1: 4095 IPG cycles + 2: 2047 IPG cycles + 3: 1023 IPG cycles + required: - compatible - reg