| Message ID | 20260107194541.1843999-2-dario.binacchi@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path:
<linux-amarula+bncBCQ4XFG47UFRB3PP7LFAMGQEEUSD4PQ@amarulasolutions.com>
X-Original-To: linux-amarula@patchwork.amarulasolutions.com
Delivered-To: linux-amarula@patchwork.amarulasolutions.com
Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com
[209.85.218.71])
by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 542F23F12B
for <linux-amarula@patchwork.amarulasolutions.com>;
Wed, 7 Jan 2026 20:45:50 +0100 (CET)
Received: by mail-ej1-f71.google.com with SMTP id
a640c23a62f3a-b769a87b8a5sf48470166b.2
for <linux-amarula@patchwork.amarulasolutions.com>;
Wed, 07 Jan 2026 11:45:50 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1767815150; cv=pass;
d=google.com; s=arc-20240605;
b=FAqbAaY78QoDoG1yekZtCVzbSI2gOGGKRXLC9n5PXGGfagQuMdKixOlyv5067cgw7C
5+pmdi+sZAjFk4aqsc9YedR7qTN64qPj2k3XGwzX1qmsB75TcSAQvOngfyfHr4wDdS5k
fdXgCg2ENDPGKiWu6tZCr8vrIJZ1DNp9m7df5eAWPtEo5lg/F29v8qMZe1LKnaFJ4FeP
F9uH+CujuBO3PzM1ZwL8Juri/T04hwyhswESfUSyn9gWukGCqfB2IWoAqhAi8SLfQrMJ
cvbVPH1v6WIsjfv1x9tr+6KxTHkG/LgBU6KMJhvsVwusslDIAacAhzwUdJF0oQQneVoE
vLmA==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20240605;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:dkim-signature;
bh=D/OZVDZg1MqeBJcY5MPOFH3p91t2K+fnN1LmsvTgslg=;
fh=12HNpoTD3WxdpE8kj1t4Xo7Lfuh7OMhENS+bfUiQ6P4=;
b=IUaYb/9ifCuFCE2ppTTf5qW5eT0269rGEAcYXgIcPnlfV68C1GU7MGqLzgf2Hw6ec8
XmZpYwzP15ssu8+ICNT9ErKEemoiaQaN2Fj/naBjM2poCbUNKhsDIamWFkEh+gtd4QeC
2qKdmFlwsFLWmfapseGFxrHF+5/ptDFzuShXTlKoHde/0ncr3qA7ufHKtI4yPzdZoO3C
jajJ5z6vxAkTPSRZ1F6D8SC3hQGHxnUZ+n+WDEbEBQaEyXBGu7w56L0aQ+1uYYtEDTSU
J9LRYVBuw+IKmSweOt7eFZ0AfEzOOzh03WWHpwvelva8aDpFghmx0svtmDxdQP5cKcq6
Y5Iw==;
darn=patchwork.amarulasolutions.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=iSFciIkh;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=neutral header.i=@amarulasolutions.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=amarulasolutions.com; s=google; t=1767815150; x=1768419950;
darn=patchwork.amarulasolutions.com;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:x-original-authentication-results
:x-original-sender:mime-version:references:in-reply-to:message-id
:date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to;
bh=D/OZVDZg1MqeBJcY5MPOFH3p91t2K+fnN1LmsvTgslg=;
b=fh5RqR5wx39t1P3C2HUp4RJMuBPqT5gENz72A4NkItt2v9UX2rwKz9mdKQkUdFDUXH
qjTdUf80PPJ5p11fC/pc6OvZG9PGRmM0btGBoqT1J+In4jldck430OwKq3EKX+PTBbfA
PNqnGlL5FvJrgDHOGV3vqpNYY+7lnVSmTYBoU=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1767815150; x=1768419950;
h=list-unsubscribe:list-archive:list-help:list-post
:x-spam-checked-in-group:list-id:mailing-list:precedence
:x-original-authentication-results:x-original-sender:mime-version
:references:in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg
:x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id
:reply-to;
bh=D/OZVDZg1MqeBJcY5MPOFH3p91t2K+fnN1LmsvTgslg=;
b=BxUYfyBgapWxuq19OrAkb/iCgS6UTPDd6k5R6kijcV51Hubj7wadQS76oCtTpR9VDl
9AJyvAd3WjlWZkutUSrNiUzfl7J2Fwu1xxCTlZva3gCLl4v3uTc/xabz1Y/uhhBPlz9G
N1iVG/Z3aH9pWhRa0ORI7omibtll4zbM3p7iQ9LaGD6zvQscWcsb35cT1XlJFjJLx6br
NJWHHhjE1UsIz7oQ1i65ZWeKah0KBPBwkThFNi5b1Toph0Yw+TSMZr71tiBB/dHEL/5I
B4BilRdbfX6OHRtc/VlB8dhQNYA8Av5tKPyG+9Lr7THVm5owW2HQinTBiPJAWuIMDLGo
T8RA==
X-Forwarded-Encrypted: i=2;
AJvYcCWrJOuVx3s+BwhsqZxO7i8z2hsGl+t43Nr8DEVBJTvNLM6KUZrETVVeK/f208BaMGNw+IGb+lA/9rr1BiqF@patchwork.amarulasolutions.com
X-Gm-Message-State: AOJu0YywGu76wYyX6uhG5RBqOphn0JuoKnEPg9aF6rpraUVwzMGD30t0
/1YJO/oYEIzJJngp/hF9Sm/tdSBdn0GAbN2LZ7N746R1WHfGFuQyBFxpUZz2sFFm141yNg==
X-Google-Smtp-Source:
AGHT+IFMczLK2esGTWcrGiMCBhEUBqVc3YwZxIr5szBgFDHihG+QdaDPhFKkAhI7nVXwKDKcAIKodQ==
X-Received: by 2002:a05:6402:27cf:b0:64d:57a8:1fdc with SMTP id
4fb4d7f45d1cf-65097fdf555mr1981809a12.7.1767815149934;
Wed, 07 Jan 2026 11:45:49 -0800 (PST)
X-BeenThere: linux-amarula@amarulasolutions.com;
h="AWVwgWbLXyU1XD+2LAOW/MpXWjRQp95H0o+rFK4MKMA/mqO6Pg=="
Received: by 2002:a05:6402:4610:20b0:649:784c:cac1 with SMTP id
4fb4d7f45d1cf-650748ec41als1179257a12.2.-pod-prod-09-eu; Wed, 07 Jan 2026
11:45:48 -0800 (PST)
X-Received: by 2002:a17:907:9455:b0:b72:58b6:b263 with SMTP id
a640c23a62f3a-b844516a6f8mr325734866b.60.1767815148020;
Wed, 07 Jan 2026 11:45:48 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1767815148; cv=none;
d=google.com; s=arc-20240605;
b=YibkRU3JRtBvhnTOD+r+yesaTpDyB2Kj7ZaxwRNZ7QPHOPkSAtYDz5p660gn8KG5TV
Z7dL6bIXse7dN9DDwIjWaP5M069TzzHSpm4BKISUQhGNavKAv4UFuQKRABN0aCGriOlk
G9DGrJJKZ5K2ANWFeN8yg1HQMHV08OZsb7El/06pORUpr0rNoTpsH2iBtYoPzNXKYVA9
ieQvLIzmw13aZXJ88MYhMEv7tNTyEXAtOR+3KIXSfgS51BvTQ+GVKVFcG4rRXovBb0qy
qx5O/ImdQ8MDPf+GX5MT1YaAf3pmu7oD+41eFd+did3+3jXy4FrUKk15ztOPm/aEmnvV
QRfQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20240605;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:dkim-signature;
bh=CE3ABoMb+Vlizhz6kCziTM3FHPDucALbbiym7WlJ74E=;
fh=f6Ab8M9LPYVayrKXlwlOBITICcUN/xpAOTR2he9EwAY=;
b=P5S3YhCdH6+ZjgkoKC57mhVXYge6l49y/73uL2H4jvOJQVST8VyRKXA4XG0N62qKTg
7M5M0D4oknu1PdJFXdZxzFjqx39wXySX+w8l9vEzOq5aCTiU1AWCOLf7qCocBNkFdOTz
FB6InzkqllQ+zPOP7xDsz15BgZO8mXxx/iS0JbG8iWJEdrJGfehWi15CkDjbBuvXGQmI
3bruVsnkb0lp+Blz+JRU3Q7QnRLEHjki8tNQWomrwpYyt6Tx+1YswCjfxXfgOG+NLHQC
e7Ubj+C/g+IVemu/YMSU3hiGSepD/vVPSmkWWmRWcmZhlOweBlrMgipjROK2g6GHK6J4
E4ug==;
dara=google.com
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=iSFciIkh;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=neutral header.i=@amarulasolutions.com
Received: from mail-sor-f41.google.com (mail-sor-f41.google.com.
[209.85.220.41])
by mx.google.com with SMTPS id
a640c23a62f3a-b842c018b62sor95097166b.1.2026.01.07.11.45.47
for <linux-amarula@amarulasolutions.com>
(Google Transport Security);
Wed, 07 Jan 2026 11:45:48 -0800 (PST)
Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41;
X-Gm-Gg: AY/fxX5NqEVRwB2l3vzNPTmvdd/Ovs3weo8SxQP0Q+SjWoYLEkOJOiZEL5VvRTA9eOb
eUpUbkyIXWHk9FVOdrx3VHkKXdjDffTNupDP+M/16Vc5B12pdOIz2yHEq4wzJtyYSBS0ZDD9gnA
o0P21d2e38Wd82+YmAc6xAfQrxwt8bYMBnlYHZAFfH+hEMI3Q4mMBs1b7q9/VKWHFLvG/FGUyCV
QKtyRCjyh2yC4n0Vj2hn8IX3qCjAf7QKbRiQUqRL//W9LUC2gfFFy2mhycQjQoaZfubcwrjYxcP
XOMLQmMIRo8BoZrsY1L0H0Zfkeq6KsbscyfIAU+xajHovwUiNnDa7eNN76Kyj1pDKBJP80etuew
KUrKgHTL2yxpKaYtCZE4/kn0p7hJV8ycqJB0sLCB6lMA3RsIJXecx9AiqPuD25Wt5aZ/gzyJgY9
c/vziAGZCDjnPlZo8auBwKYZrxctUBx4V58frLBo+r7+CZz3cHJELKfa4syNWYFPVV+Fys/pgPR
5qMjELZr0qeyY6XehI/jqNcCH3psY5GQ3c=
X-Received: by 2002:a17:907:d0a:b0:b76:d734:d459 with SMTP id
a640c23a62f3a-b844506436fmr387336366b.57.1767815147362;
Wed, 07 Jan 2026 11:45:47 -0800 (PST)
Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.41.122])
by smtp.gmail.com with ESMTPSA id
a640c23a62f3a-b842a233fb3sm591201066b.12.2026.01.07.11.45.46
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Wed, 07 Jan 2026 11:45:46 -0800 (PST)
From: Dario Binacchi <dario.binacchi@amarulasolutions.com>
To: linux-kernel@vger.kernel.org
Cc: linux-amarula@amarulasolutions.com,
Dario Binacchi <dario.binacchi@amarulasolutions.com>,
Alexandre Torgue <alexandre.torgue@foss.st.com>,
Conor Dooley <conor+dt@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Rob Herring <robh@kernel.org>,
devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-stm32@st-md-mailman.stormreply.com
Subject: [PATCH 2/2] arm64: dts: st: add TAMP-NVRAM support for STM32MP25
Date: Wed, 7 Jan 2026 20:45:33 +0100
Message-ID: <20260107194541.1843999-2-dario.binacchi@amarulasolutions.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20260107194541.1843999-1-dario.binacchi@amarulasolutions.com>
References: <20260107194541.1843999-1-dario.binacchi@amarulasolutions.com>
MIME-Version: 1.0
X-Original-Sender: dario.binacchi@amarulasolutions.com
X-Original-Authentication-Results: mx.google.com; dkim=pass
header.i=@amarulasolutions.com header.s=google header.b=iSFciIkh;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=neutral header.i=@amarulasolutions.com
Content-Type: text/plain; charset="UTF-8"
Precedence: list
Mailing-list: list linux-amarula@amarulasolutions.com;
contact linux-amarula+owners@amarulasolutions.com
List-ID: <linux-amarula.amarulasolutions.com>
X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com
X-Google-Group-Id: 476853432473
List-Post:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>,
<mailto:linux-amarula@amarulasolutions.com>
List-Help:
<https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>,
<mailto:linux-amarula+help@amarulasolutions.com>
List-Archive:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/>
List-Unsubscribe:
<mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>,
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe>
|
| Series |
[1/2] dt-bindings: nvmem: add STM32 TAMP NVRAM
|
|
Commit Message
Dario Binacchi
Jan. 7, 2026, 7:45 p.m. UTC
Add the TAMP node along with its NVRAM child node and define the
fixed-layout for fwu_info and boot_mode registers.
The TAMP (Tamper and backup registers) block is a system controller that
provides access to backup registers as NVMEM storage that persists across
reboots.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
---
arch/arm64/boot/dts/st/stm32mp251.dtsi | 26 ++++++++++++++++++++++++++
1 file changed, 26 insertions(+)
Comments
On 1/7/26 20:45, Dario Binacchi wrote: > Add the TAMP node along with its NVRAM child node and define the > fixed-layout for fwu_info and boot_mode registers. > > The TAMP (Tamper and backup registers) block is a system controller that > provides access to backup registers as NVMEM storage that persists across > reboots. > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > --- > > arch/arm64/boot/dts/st/stm32mp251.dtsi | 26 ++++++++++++++++++++++++++ > 1 file changed, 26 insertions(+) > > diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/st/stm32mp251.dtsi > index a8e6e0f77b83..c7839e732f31 100644 > --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi > +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi > @@ -2084,6 +2084,32 @@ rtc: rtc@46000000 { > status = "disabled"; > }; > > + tamp: tamp@46010000 { > + compatible = "st,stm32-tamp", "syscon", "simple-mfd"; > + #address-cells = <1>; > + #size-cells = <1>; > + reg = <0x46010000 0x400>; > + ranges; > + > + nvram: nvram@46010100 { > + compatible = "st,stm32mp25-tamp-nvram"; > + reg = <0x46010100 0x200>; > + nvmem-layout { > + compatible = "fixed-layout"; > + #address-cells = <1>; > + #size-cells = <1>; > + > + fwu_info: tamp-bkp@c0 { > + reg = <0xc0 0x4>; > + }; > + > + boot_mode: tamp-bkp@180 { > + reg = <0x180 0x4>; > + }; > + }; > + }; > + }; > + > pinctrl_z: pinctrl@46200000 { > #address-cells = <1>; > #size-cells = <1>; Hi Dario At STMicroelectronics we intend to upstream tamp-vram driver for STM32MP series. If you don't see any objection, we prefer to manage it in our side. Thanks Patrice To unsubscribe from this group and stop receiving emails from it, send an email to linux-amarula+unsubscribe@amarulasolutions.com.
Hello Patrice, On Fri, Jan 9, 2026 at 11:40 AM Patrice CHOTARD <patrice.chotard@foss.st.com> wrote: > > > > On 1/7/26 20:45, Dario Binacchi wrote: > > Add the TAMP node along with its NVRAM child node and define the > > fixed-layout for fwu_info and boot_mode registers. > > > > The TAMP (Tamper and backup registers) block is a system controller that > > provides access to backup registers as NVMEM storage that persists across > > reboots. > > > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > > > --- > > > > arch/arm64/boot/dts/st/stm32mp251.dtsi | 26 ++++++++++++++++++++++++++ > > 1 file changed, 26 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/st/stm32mp251.dtsi > > index a8e6e0f77b83..c7839e732f31 100644 > > --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi > > +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi > > @@ -2084,6 +2084,32 @@ rtc: rtc@46000000 { > > status = "disabled"; > > }; > > > > + tamp: tamp@46010000 { > > + compatible = "st,stm32-tamp", "syscon", "simple-mfd"; > > + #address-cells = <1>; > > + #size-cells = <1>; > > + reg = <0x46010000 0x400>; > > + ranges; > > + > > + nvram: nvram@46010100 { > > + compatible = "st,stm32mp25-tamp-nvram"; > > + reg = <0x46010100 0x200>; > > + nvmem-layout { > > + compatible = "fixed-layout"; > > + #address-cells = <1>; > > + #size-cells = <1>; > > + > > + fwu_info: tamp-bkp@c0 { > > + reg = <0xc0 0x4>; > > + }; > > + > > + boot_mode: tamp-bkp@180 { > > + reg = <0x180 0x4>; > > + }; > > + }; > > + }; > > + }; > > + > > pinctrl_z: pinctrl@46200000 { > > #address-cells = <1>; > > #size-cells = <1>; > Hi Dario > > At STMicroelectronics we intend to upstream tamp-vram driver for STM32MP series. > If you don't see any objection, we prefer to manage it in our side. Ok, no problems. Thanks and regards, Dario > > Thanks > Patrice
diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/st/stm32mp251.dtsi index a8e6e0f77b83..c7839e732f31 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -2084,6 +2084,32 @@ rtc: rtc@46000000 { status = "disabled"; }; + tamp: tamp@46010000 { + compatible = "st,stm32-tamp", "syscon", "simple-mfd"; + #address-cells = <1>; + #size-cells = <1>; + reg = <0x46010000 0x400>; + ranges; + + nvram: nvram@46010100 { + compatible = "st,stm32mp25-tamp-nvram"; + reg = <0x46010100 0x200>; + nvmem-layout { + compatible = "fixed-layout"; + #address-cells = <1>; + #size-cells = <1>; + + fwu_info: tamp-bkp@c0 { + reg = <0xc0 0x4>; + }; + + boot_mode: tamp-bkp@180 { + reg = <0x180 0x4>; + }; + }; + }; + }; + pinctrl_z: pinctrl@46200000 { #address-cells = <1>; #size-cells = <1>;