| Message ID | 20230607063139.621351-3-dario.binacchi@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-amarula+bncBCQ4XFG47UFRBVGIQCSAMGQENKYQGTY@amarulasolutions.com> X-Original-To: linux-amarula@patchwork.amarulasolutions.com Delivered-To: linux-amarula@patchwork.amarulasolutions.com Received: from mail-wm1-f69.google.com (mail-wm1-f69.google.com [209.85.128.69]) by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 2C0123F080 for <linux-amarula@patchwork.amarulasolutions.com>; Wed, 7 Jun 2023 08:31:49 +0200 (CEST) Received: by mail-wm1-f69.google.com with SMTP id 5b1f17b1804b1-3f41a04a297sf33359875e9.3 for <linux-amarula@patchwork.amarulasolutions.com>; Tue, 06 Jun 2023 23:31:49 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1686119509; cv=pass; d=google.com; s=arc-20160816; b=buRLrLsZYO18s7SOwLLqFAG6Nm1tIehbDxF2YPwbG1EoEDHmYbfEnOerVHG1pR//N7 u/4vGr/2hbWdl9UXWTg4ND61SWndAPw9Ah6G/OxHPWk3g+1RqgqQuVWcsy6F3lE2JBbO 3qGt0L7w41q+qzuMnR3cfr0EZWQg48nWl+uSWuzh6wR5SBdvCUSEMa+fJTGHDzqN2Ysb BsLIWp5naKO8d3QWLNb9XlkyykAfaFw1wTL6BRxUZLei80VxK/dvqwzsg4jlDTxCC//Z LxiGAEB7HdZxkq7/hIU4T6eSgQQ0kHHC1Dn5o4Z9bBnxe3xOWUbm1a1nJHCHrwxiElcG kw4g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=J1nXXpk0j0lBomT3YpT0ftxMsQUg8cjkx93d7aOt2o4=; b=mbDkofwVqMGuc9iq0Xr3fWX1RY67Ow1ONLwO9o3sW6cGirxPLc2kCx+H/4UJ1ur+1o 0/VPKJ7V/q2ce5xddsT5d4UrrpZcToOB9GbOb0j+F4wJv/o04SFf/i/gEC5hH4hXc6zY JQjDK9aQNEkAfA8BzlqqG0RH85GwuQ8LIfO341vLLmNIVBWcO2U3l/w3fLx2y+uN+3qP a7ndrFh2fW5B+uXm6N6hYRZA06cNqIW8kp5pMH4hohvkX2gdE6VeYJi6Ti19u8mKmEEc 6Y8/7kHDyi5caiTZyN+4e0znfwVrKvvhEBdGEeqiU3bGClSDk3yrNPilSyWG/ICLdZLz z3fw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h2Pc0QIy; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1686119509; x=1688711509; h=list-unsubscribe:list-archive:list-help:list-post:list-id :mailing-list:precedence:x-original-authentication-results :x-original-sender:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:from:to:cc:subject:date:message-id:reply-to; bh=J1nXXpk0j0lBomT3YpT0ftxMsQUg8cjkx93d7aOt2o4=; b=MraEO8fzvFit4q5Xiw5thZU+36gfRodZgVGfEcbjpmSQAyXY0Rx8cDXPURChpMTPeM htwLC1RON45M3knLAuTIEIxBO0remjPUn087CneA8oKAbZMWwnty4RwsJmYfnXoUQ9qz p+3+q9PII0+1EHM2A2VlQTqzSq8dJzQz18myE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686119509; x=1688711509; h=list-unsubscribe:list-archive:list-help:list-post :x-spam-checked-in-group:list-id:mailing-list:precedence :x-original-authentication-results:x-original-sender:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :x-beenthere:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=J1nXXpk0j0lBomT3YpT0ftxMsQUg8cjkx93d7aOt2o4=; b=SCReyfZWbhCLYCW5F8MtQ/vFXpF2qPxxFrgkJ4Pw5F4WpEC4JCraW9A6rOBrQ0adQB k6qWRtgptoGGgnurbn8mAVyrqIwDODtwORPaxF2OLoVqwIvTrTrFhDcWSvgjuRKa2zp+ Ub8nZ2BNgn4EN++Zle5yLM15LxzF1tprdVSysM32r+DWF6Qyatakt+PTKygmBP+sjJMs 1vZd0HSf3UNeVUVaXSzVeIFjdjWKTx2ASgMPyjMkOorTjQTIRSgsEZwg7DQd6UodMao/ YgBH1dvxY9vr+nE8GAg3p/MEMifz4mm1i7/JcODNCUfaxN9Yt4F0yBp7BLGeopWY3J2U 84AA== X-Gm-Message-State: AC+VfDxiC4hAI0uPj2Futfq0WU98iw9O+pa1g6q4EDAVqWvo6TJ+Rd4y y+/BitMgiNIOQ2xUV/GmKSyoVCyW X-Google-Smtp-Source: ACHHUZ5wAN8BkX2dWJJ+ubJqX0eHfm+Icliagq2raYIMtcqWPFkoWryozZfc79LlR1CJK0s8LgyjiQ== X-Received: by 2002:a1c:ed14:0:b0:3f7:3074:d2f2 with SMTP id l20-20020a1ced14000000b003f73074d2f2mr3678413wmh.34.1686119508907; Tue, 06 Jun 2023 23:31:48 -0700 (PDT) X-BeenThere: linux-amarula@amarulasolutions.com Received: by 2002:a05:600c:1d87:b0:3f7:ecbb:40f9 with SMTP id p7-20020a05600c1d8700b003f7ecbb40f9ls114021wms.0.-pod-prod-03-eu; Tue, 06 Jun 2023 23:31:47 -0700 (PDT) X-Received: by 2002:a7b:c3d7:0:b0:3f7:34dc:ed0d with SMTP id t23-20020a7bc3d7000000b003f734dced0dmr3746870wmj.25.1686119507327; Tue, 06 Jun 2023 23:31:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686119507; cv=none; d=google.com; s=arc-20160816; b=NrvXYJPSUaw06fiKRjvZIU/fJPwDnLq46mtXtkTjrHnq9lKpqZ1lkNpXoOAU/UDaDM F2423ZAFceS0J6dDNnMnLG7cV0W8OTVRyuc5LrUm3SZddGo7f6LueGJkGdQq1mzrYtTZ BOumGcHPOauScvHh7YlBlR4momOnSO2hMsdt/Zy2ba8P3OSUhizm7qEva6XcXOVSHs2b lO9W9ZXghtv9rj963G26zU2EOh2JfeUk3cnYyaSC5H+tFtgA6ml2yyI9kZw0/wB5Cf49 uAEVk9h4lyfOv1aXJBmFSdvxW/5Nu5IFqlj1YSnSi2JzIcNhKN/JHum69hctkTWiUzjS e6Hw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=3QAQ0RCZfE4mrNQglSUgy3WeBMWWHrgZHNbJHgr6400=; b=L8112ogfIvP6D8cPuRkw9EcprBKNBPiFM2QSsSIhTRa/F7gyDLLcSD7otT/L4M2sGI JsJ7BrbDlOcjYuhA1Iv63tGW0zuraMbvQKsKScf9BmqW8oJyO9hbPw9RXCrGnmU75kSv yLrqUQzQz5YRnEZVs3K+Lm4txUlAAqg70FGowC/0wbRMD2h5CkRGStFmRajpeFzZJgIE vJ5Vgs02qwA3xgl6U19zcqPd99/bYksr2l1FnmrpTbq5wQU+82hcgkIvuVbh/Aomfcy2 yIGLW0ysvH3cBs5UYfJMAPF61bpM/uhrKHhxLtDPtljHpbGD6kuglRe63rzkzGPZvQEk Q6iA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h2Pc0QIy; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from mail-sor-f41.google.com (mail-sor-f41.google.com. [209.85.220.41]) by mx.google.com with SMTPS id u2-20020a05600c210200b003f6091ddfd3sor2081718wml.7.2023.06.06.23.31.47 for <linux-amarula@amarulasolutions.com> (Google Transport Security); Tue, 06 Jun 2023 23:31:47 -0700 (PDT) Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41; X-Received: by 2002:a1c:4c11:0:b0:3f7:408e:b89a with SMTP id z17-20020a1c4c11000000b003f7408eb89amr3494250wmf.37.1686119507059; Tue, 06 Jun 2023 23:31:47 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([37.159.114.163]) by smtp.gmail.com with ESMTPSA id m6-20020adff386000000b0030630120e56sm14385127wro.57.2023.06.06.23.31.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Jun 2023 23:31:46 -0700 (PDT) From: Dario Binacchi <dario.binacchi@amarulasolutions.com> To: linux-kernel@vger.kernel.org Cc: Raphael Gallais-Pou <raphael.gallais-pou@foss.st.com>, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Philippe Cornu <philippe.cornu@foss.st.com>, Amarula patchwork <linux-amarula@amarulasolutions.com>, Maxime Coquelin <mcoquelin.stm32@gmail.com>, michael@amarulasolutions.com, linux-stm32@st-md-mailman.stormreply.com, Alexandre Torgue <alexandre.torgue@foss.st.com>, Dario Binacchi <dario.binacchi@amarulasolutions.com>, Conor Dooley <conor+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Rob Herring <robh+dt@kernel.org>, devicetree@vger.kernel.org Subject: [RESEND PATCH v2 2/6] ARM: dts: stm32: add pin map for LTDC on stm32f7 Date: Wed, 7 Jun 2023 08:31:35 +0200 Message-Id: <20230607063139.621351-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20230607063139.621351-1-dario.binacchi@amarulasolutions.com> References: <20230607063139.621351-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 X-Original-Sender: dario.binacchi@amarulasolutions.com X-Original-Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h2Pc0QIy; spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com designates 209.85.220.41 as permitted sender) smtp.mailfrom=dario.binacchi@amarulasolutions.com; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Precedence: list Mailing-list: list linux-amarula@amarulasolutions.com; contact linux-amarula+owners@amarulasolutions.com List-ID: <linux-amarula.amarulasolutions.com> X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com X-Google-Group-Id: 476853432473 List-Post: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>, <mailto:linux-amarula@amarulasolutions.com> List-Help: <https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>, <mailto:linux-amarula+help@amarulasolutions.com> List-Archive: <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/> List-Unsubscribe: <mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>, <https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe> |
| Series |
Add display support on the stm32f746-disco board
|
|
Commit Message
Dario Binacchi
June 7, 2023, 6:31 a.m. UTC
Add pin configurations for using LTDC (LCD-tft Display Controller) on
stm32f746-disco board.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
---
(no changes since v1)
arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++
1 file changed, 35 insertions(+)
Comments
Hi Dario On 6/7/23 08:31, Dario Binacchi wrote: > Add pin configurations for using LTDC (LCD-tft Display Controller) on > stm32f746-disco board. > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > --- > > (no changes since v1) > > arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++ > 1 file changed, 35 insertions(+) > > diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > index 9f65403295ca..f3f90b9bcd61 100644 > --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > @@ -365,6 +365,41 @@ pins2 { > bias-pull-up; > }; > }; > + > + > + ltdc_pins_a: ltdc-pins-a-0 { ltdc-pins-a-0 --> ltdc-pins-0 is a bit cleaner. I know that I have to fix sdio pins nodes in this file to keep the same spirit for all group names. If there is no V3 I wil do it directly when I'll apply DT patches if you agree. Alex > + pins { > + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ > + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ > + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ > + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ > + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ > + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ > + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ > + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ > + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ > + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ > + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ > + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ > + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ > + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ > + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ > + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ > + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ > + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ > + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ > + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ > + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ > + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ > + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ > + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ > + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ > + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ > + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ > + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ > + slew-rate = <2>; > + }; > + }; > }; > }; > };
Hi Alexandre, On Thu, Jun 8, 2023 at 2:42 PM Alexandre TORGUE <alexandre.torgue@foss.st.com> wrote: > > Hi Dario > > On 6/7/23 08:31, Dario Binacchi wrote: > > Add pin configurations for using LTDC (LCD-tft Display Controller) on > > stm32f746-disco board. > > > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > --- > > > > (no changes since v1) > > > > arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++ > > 1 file changed, 35 insertions(+) > > > > diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > > index 9f65403295ca..f3f90b9bcd61 100644 > > --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > > +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > > @@ -365,6 +365,41 @@ pins2 { > > bias-pull-up; > > }; > > }; > > + > > + > > + ltdc_pins_a: ltdc-pins-a-0 { > > ltdc-pins-a-0 --> ltdc-pins-0 is a bit cleaner. I know that I have to > fix sdio pins nodes in this file to keep the same spirit for all group > names. I have looked at the file arch/arm/boot/dts/stm32f7-pinctrl.dtsi, and based on the following nodes: usart1_pins_a: usart1-0 i2c1_pins_b: i2c1-0 can1_pins_a: can1-0 I have decided to rename ltdc-pins-a-0 to ltdc-0. I hope you agree. Thanks and regards, Dario > > If there is no V3 I wil do it directly when I'll apply DT patches if you > agree. > > Alex > > > > + pins { > > + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ > > + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ > > + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ > > + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ > > + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ > > + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ > > + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ > > + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ > > + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ > > + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ > > + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ > > + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ > > + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ > > + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ > > + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ > > + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ > > + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ > > + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ > > + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ > > + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ > > + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ > > + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ > > + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ > > + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ > > + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ > > + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ > > + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ > > + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ > > + slew-rate = <2>; > > + }; > > + }; > > }; > > }; > > }; >
hi Dario On 6/9/23 08:21, Dario Binacchi wrote: > Hi Alexandre, > > On Thu, Jun 8, 2023 at 2:42 PM Alexandre TORGUE > <alexandre.torgue@foss.st.com> wrote: >> >> Hi Dario >> >> On 6/7/23 08:31, Dario Binacchi wrote: >>> Add pin configurations for using LTDC (LCD-tft Display Controller) on >>> stm32f746-disco board. >>> >>> Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> >>> --- >>> >>> (no changes since v1) >>> >>> arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++ >>> 1 file changed, 35 insertions(+) >>> >>> diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi >>> index 9f65403295ca..f3f90b9bcd61 100644 >>> --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi >>> +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi >>> @@ -365,6 +365,41 @@ pins2 { >>> bias-pull-up; >>> }; >>> }; >>> + >>> + >>> + ltdc_pins_a: ltdc-pins-a-0 { >> >> ltdc-pins-a-0 --> ltdc-pins-0 is a bit cleaner. I know that I have to >> fix sdio pins nodes in this file to keep the same spirit for all group >> names. > > I have looked at the file arch/arm/boot/dts/stm32f7-pinctrl.dtsi, and > based on the following nodes: > usart1_pins_a: usart1-0 > i2c1_pins_b: i2c1-0 > can1_pins_a: can1-0 > > I have decided to rename ltdc-pins-a-0 to ltdc-0. > > I hope you agree. Yes! perfect. Alex > > Thanks and regards, > > Dario > >> >> If there is no V3 I wil do it directly when I'll apply DT patches if you >> agree. >> >> Alex >> >> >>> + pins { >>> + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ >>> + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ >>> + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ >>> + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ >>> + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ >>> + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ >>> + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ >>> + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ >>> + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ >>> + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ >>> + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ >>> + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ >>> + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ >>> + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ >>> + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ >>> + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ >>> + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ >>> + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ >>> + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ >>> + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ >>> + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ >>> + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ >>> + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ >>> + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ >>> + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ >>> + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ >>> + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ >>> + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ >>> + slew-rate = <2>; >>> + }; >>> + }; >>> }; >>> }; >>> }; >> > >
diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi index 9f65403295ca..f3f90b9bcd61 100644 --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi @@ -365,6 +365,41 @@ pins2 { bias-pull-up; }; }; + + + ltdc_pins_a: ltdc-pins-a-0 { + pins { + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ + slew-rate = <2>; + }; + }; }; }; };