| Message ID | 20250118124044.157308-1-dario.binacchi@amarulasolutions.com |
|---|---|
| Headers |
Return-Path:
<linux-amarula+bncBCQ4XFG47UFRBWGCV26AMGQESQKVVVY@amarulasolutions.com>
X-Original-To: linux-amarula@patchwork.amarulasolutions.com
Delivered-To: linux-amarula@patchwork.amarulasolutions.com
Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com
[209.85.218.70])
by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 710F53F360
for <linux-amarula@patchwork.amarulasolutions.com>;
Sat, 18 Jan 2025 13:40:57 +0100 (CET)
Received: by mail-ej1-f70.google.com with SMTP id
a640c23a62f3a-aa67f18cb95sf354321766b.1
for <linux-amarula@patchwork.amarulasolutions.com>;
Sat, 18 Jan 2025 04:40:57 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1737204057; cv=pass;
d=google.com; s=arc-20240605;
b=b2p+YJdxum9H8d09o6U8a9MtDYdQbqnsRkN97dG3R+l2sVC/mcmBVjlr7EHxi/NX/y
c3QasX8nHUSqVkQfnirwdqRhflR66Khk/pdcvAA0RH+H8AgNJifbdClmc5fgO7IA4K2H
te3yhp6WC409jR+1vc3vw17RDKb3PSUxSN8nxQOEGj2/HZVYhDDgaTtYOUQn/LTcCNVl
CxIKOZ4308+HynntSz5zw1DRnIV1xpyG44dmVtAFZ7rIjOh5MoZIOM3ElPUGCggLBmSz
SVg1PzviF2Zv8g+DhGBOmNFfnBiF+y417KP50fb4MAplV62g7iAxHvf6IkweFrAovD7Y
um/A==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20240605;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:mime-version:message-id:date:subject:cc:to
:from:dkim-signature;
bh=TCKCguvhNzSMq9SFTwWt7Li6carDTLEH+UaO3K9tVHs=;
fh=IDYPnD+aX8RPesCs+XqqOT508/xqmjXJVmPC90iXgrg=;
b=YpUME55aC9U79b7bPttUeNSLjjR4cc8OPYbuX9jquMLIe8X+qXfRJ53kdWCLr1CWNg
WRifA/c+/Ha4NjwmyzGMDSxy9RPiSfTL00V0nS/1VegZDpoButWS2MqCXC78zILhQIi/
bzphk4hK04hmDtSRJekCVmlBxHPnybWcP5BR+Iw0L3ORW03RKh6N4lrDjmlswbDogqz0
Qb2K15gNMPT6BFU+UvblG7dBw3e54lFJ7nX/4QedWLokzpwD4q079V/oHCD9smymeZE2
Nwz5L3fCTubGpXptYd+2RvzCyiH1HF7SjGGlf24VyXRn8XaoknNkLpHCS4D1ST/3LcC0
sj5w==;
darn=patchwork.amarulasolutions.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=LbloryDy;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=pass header.i=@amarulasolutions.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=amarulasolutions.com; s=google; t=1737204057; x=1737808857;
darn=patchwork.amarulasolutions.com;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:x-original-authentication-results
:x-original-sender:mime-version:message-id:date:subject:cc:to:from
:from:to:cc:subject:date:message-id:reply-to;
bh=TCKCguvhNzSMq9SFTwWt7Li6carDTLEH+UaO3K9tVHs=;
b=lTbg/6rjsYIhLW9KVxl0HPIn73s4kdHfyQd+Du4BAi+mx1MdH9gKGLsbUkr/41LIXv
jWV/m16ZD7yPpaW25j9cFGKU5SW4boBFv4WIaleFt3D8VDkGZPH0cH/wYwqs1JL2QsSA
oQidnIf8l3Ql09vpVtIKW5VYMaXf/ElTVDiuc=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1737204057; x=1737808857;
h=list-unsubscribe:list-archive:list-help:list-post
:x-spam-checked-in-group:list-id:mailing-list:precedence
:x-original-authentication-results:x-original-sender:mime-version
:message-id:date:subject:cc:to:from:x-beenthere:x-gm-message-state
:from:to:cc:subject:date:message-id:reply-to;
bh=TCKCguvhNzSMq9SFTwWt7Li6carDTLEH+UaO3K9tVHs=;
b=IZMdejiZGlesnkceNnU/l2v4J6GoLG2wE0Q197dQ6Pr1fjiwRBV246WQS2gOBVi7jf
K+g4Kg7avsoGy5wR7u+QFK/jnoKSBTN5k+db1Zk/xxLpdlVXL51O8ngr1YDqrUUAdl+d
gjfzeEemggxZyW+D2X2vaoCJSoIKQ65jVitUXfViwGN9tiFFIcrExu6d2lcEI9Srp0cp
TQu08TaK3xmeptpRKFdu9T4Ni7vfxsUBQCB0WJyE54Ex7J3om7pe96gUFfhWunl7mJXl
m0+u29Vouk0LrM2BEv+kdr3sgWUFvFsHoqlwN8Z+D3Bw0ZetWnDhZ2Im/g6qGDu1+whf
LL4g==
X-Forwarded-Encrypted: i=2;
AJvYcCWYpxKj0omPaEsi2s+7tmRneLz2iY1U3iVznEV2vEUJqMOgZWPWvPwem1h9gCYIfSE2W5DoGV7dG1ffE5G7@patchwork.amarulasolutions.com
X-Gm-Message-State: AOJu0Yzq19ZPKYi0kDy9DVEkCxaGDXmqSXqpLPE15d4xxktZ4Y8TzbRM
n7TLAHYEGE53jAP93dN7bJeYJQica8H7+3Ny331jpz5HRkmX86e4WPx6cY9CgSK5HbQ5IxeLLA=
=
X-Google-Smtp-Source:
AGHT+IE+6Ndc4+YeXEQfFPBq1Azq1Nqc9KlbOvAiDXACf+Vrc7pkBo6VlXvC1hxGvHk/54OTmwqywQ==
X-Received: by 2002:a17:907:7e92:b0:aae:b259:ef63 with SMTP id
a640c23a62f3a-ab38b1bca03mr694055666b.34.1737204056573;
Sat, 18 Jan 2025 04:40:56 -0800 (PST)
X-BeenThere: linux-amarula@amarulasolutions.com
Received: by 2002:a50:aa97:0:b0:5d3:e99c:a4c8 with SMTP id
4fb4d7f45d1cf-5db622fdcb6ls66073a12.2.-pod-prod-03-eu;
Sat, 18 Jan 2025 04:40:55 -0800 (PST)
X-Received: by 2002:a17:907:97c1:b0:ab3:85f2:ff67 with SMTP id
a640c23a62f3a-ab38b10d030mr530192166b.16.1737204054541;
Sat, 18 Jan 2025 04:40:54 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1737204054; cv=none;
d=google.com; s=arc-20240605;
b=ZNT0QBMLq9D6gn6xprSoYwn3xaYSVhiRKnhIaDF7ZEOzal1nqbCQL4ENIW2YdW0a4z
DWr3t+vHhOfsKK88ANQog6J8eTh+UKT5iQxLlP9FDJUL52VIoq8n4c2pREoF+Bq0bpQi
fWrqfFjwrcrVGZd5JqGJmn/t8Eh14ZZzd19VbiwDwV9o06fN7pfGyF4cftvRggQgcQe5
vPvxfOsNcUVg0AkWqgOFoNif7HdAk7NCmk60XvnPMhLOvk9oziWW4lgC7kUVhuMSPWoq
Wd6nA6GCMZ1lO+THBeWYdgfkouBl2uZjRtZPasR7lEf7z4Xy+Q/89J6urkdIfW4YPist
WK8Q==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20240605;
h=content-transfer-encoding:mime-version:message-id:date:subject:cc
:to:from:dkim-signature;
bh=5onGhGKKEfsf2k5TF9MlXDxHozXopiDzBdinAngTivM=;
fh=61qwQ9+j9WWtv4A3AWwehDAH3eMVPvl9Ft556DYTgZ4=;
b=DVjKjIXG+kIy68GLT1kKCDfsCoB1hm/mxe9I7cCfnmjgSLxbLMq1J8TLu17Ndk4OdL
6VEeD32bez0K1a21SOVOrIEB6Z5gNYc0FDWCM7Rwn/NEzw8SZM7dYYVRq4tS/Xpmfja0
o7EfDvpiHfxQzPG7EN6gqZyhmkWfIS2eFyqczbbb3efftsLOWwd2EoTQ3SoW6p2fIv8z
5UL4NS+8pAI9HopbbZ6cMAsejUwhL+Z6njjZwso4/fu3YH/TpmXAC60iIzPCO8lsYNsT
mbsxTPjxacK4i+tmbDyFpaPib3BHhW830LXuqjlnBgw3ZitjJ5CEw/H8RBxeC7CKG1Ye
BTKQ==;
dara=google.com
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=LbloryDy;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=pass header.i=@amarulasolutions.com
Received: from mail-sor-f41.google.com (mail-sor-f41.google.com.
[209.85.220.41])
by mx.google.com with SMTPS id
a640c23a62f3a-ab384faa8b8sor213451766b.12.2025.01.18.04.40.54
for <linux-amarula@amarulasolutions.com>
(Google Transport Security);
Sat, 18 Jan 2025 04:40:54 -0800 (PST)
Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41;
X-Gm-Gg: ASbGncsebpHOns++dU6h4YdMdd+dORi9FLbPBMM7TrdLx1gw5+eYYpzOlFBor9ynuFG
gAlad5BdJQXiexJh3Xg6Rb51JONxYfRgx1AccjYVCkyColVsTtfSJu7zXGvMSNPw9yInTPhQArA
SZ7nMQYhOF6E1wgis98P1jFwTqiHJDnEXboY73RSxgl+ZNUAyRvtWJVQ5G/zAW8aJnkXYDQ1yKc
j5pQ4rBrcts11QAmVrPm0WzLmbXtazVOrwN9qZTW6oU1CKerGwhqJQ1XIH3ILMTtu6DGbjd3MSJ
rK09f4orJspmuuUDFKAEZ+6TeWBg/4L3pBaqIUGo17c3l6T0gvcsVVvfWj1IrRRKG7BRRb54ser
xi3Iv7r5uK3D7SiavfevezEzODDv9I28nasro
X-Received: by 2002:a17:907:3f97:b0:aa6:82e8:e89b with SMTP id
a640c23a62f3a-ab38b166589mr512324966b.28.1737204054044;
Sat, 18 Jan 2025 04:40:54 -0800 (PST)
Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it
(host-79-30-28-209.retail.telecomitalia.it. [79.30.28.209])
by smtp.gmail.com with ESMTPSA id
a640c23a62f3a-ab384fcd73dsm332562366b.178.2025.01.18.04.40.51
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Sat, 18 Jan 2025 04:40:53 -0800 (PST)
From: Dario Binacchi <dario.binacchi@amarulasolutions.com>
To: linux-kernel@vger.kernel.org
Cc: linux-amarula@amarulasolutions.com,
Dario Binacchi <dario.binacchi@amarulasolutions.com>,
Abel Vesa <abelvesa@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Dan Carpenter <dan.carpenter@linaro.org>,
Fabio Estevam <festevam@gmail.com>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Michael Turquette <mturquette@baylibre.com>,
Peng Fan <peng.fan@nxp.com>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Rob Herring <robh@kernel.org>,
Sascha Hauer <s.hauer@pengutronix.de>,
Shawn Guo <shawnguo@kernel.org>,
Stephen Boyd <sboyd@kernel.org>,
devicetree@vger.kernel.org,
imx@lists.linux.dev,
linux-arm-kernel@lists.infradead.org,
linux-clk@vger.kernel.org
Subject: [PATCH v9 00/23] Support spread spectrum clocking for i.MX8M PLLs
Date: Sat, 18 Jan 2025 13:39:43 +0100
Message-ID: <20250118124044.157308-1-dario.binacchi@amarulasolutions.com>
X-Mailer: git-send-email 2.43.0
MIME-Version: 1.0
X-Original-Sender: dario.binacchi@amarulasolutions.com
X-Original-Authentication-Results: mx.google.com; dkim=pass
header.i=@amarulasolutions.com header.s=google header.b=LbloryDy;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=pass header.i=@amarulasolutions.com
Content-Type: text/plain; charset="UTF-8"
Precedence: list
Mailing-list: list linux-amarula@amarulasolutions.com;
contact linux-amarula+owners@amarulasolutions.com
List-ID: <linux-amarula.amarulasolutions.com>
X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com
X-Google-Group-Id: 476853432473
List-Post:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>,
<mailto:linux-amarula@amarulasolutions.com>
List-Help:
<https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>,
<mailto:linux-amarula+help@amarulasolutions.com>
List-Archive:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/>
List-Unsubscribe:
<mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>,
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe>
|
| Series |
Support spread spectrum clocking for i.MX8M PLLs
|
|
Message
Dario Binacchi
Jan. 18, 2025, 12:39 p.m. UTC
The series adds support for spread spectrum clocking for i.MX8M{M,N,P}
PLLs (audio, video and DRAM). It has been tested for the video PLL on
boards using i.MX8MN and i.MX8MP.
Changes in v9:
- Add 'Reviewed-by' tag of Peng Fan for imx8mn platform patches
- Fix building warning raised by the kernel test robot for patch
v8, 11/18 clk: imx: add support for i.MX8MN anatop clock driver
- Add patches for imx8m{m,p} platforms:
- 23/23 clk: imx8mm: support spread spectrum clock generation
- 22/23 clk: imx: add support for i.MX8MM anatop clock driver
- 21/23 clk: imx8mp: support spread spectrum clock generation
- 20/23 clk: imx8mp: rename ccm_base to base
- 19/23 clk: imx: add support for i.MX8MP anatop clock driver
Changes in v8:
- Drop the patches added in version 7:
- 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop
- 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM
- 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM
- 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM
- 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM
Changes in v7:
- Add and manage fsl,anatop property as phandle to the anatop node with
the new patches:
- 10/23 dt-bindings: clock: imx8m-clock: add phandle to the anatop
- 11/23 arm64: dts: imx8mm: add phandle to anatop within CCM
- 12/23 arm64: dts: imx8mn: add phandle to anatop within CCM
- 13/23 arm64: dts: imx8mp: add phandle to anatop within CCM
- 14/23 arm64: dts: imx8mq: add phandle to anatop within CCM
Changes in v6:
- Merge patches:
10/20 dt-bindings: clock: imx8mm: add binding definitions for anatop
11/20 dt-bindings: clock: imx8mn: add binding definitions for anatop
12/20 dt-bindings: clock: imx8mp: add binding definitions for anatop
to
05/20 dt-bindings: clock: imx8m-anatop: define clocks/clock-names
now renamed
05/18 dt-bindings: clock: imx8m-anatop: add oscillators and PLLs
- Split the patch
15/20 dt-bindings-clock-imx8m-clock-support-spread-spectru.patch
into
12/18 dt-bindings: clock: imx8m-clock: add PLLs
16/18 dt-bindings: clock: imx8m-clock: support spread spectrum clocking
Changes in v5:
- Fix compilation errors.
- Separate driver code from dt-bindings
Changes in v4:
- Add dt-bindings for anatop
- Add anatop driver
- Drop fsl,ssc-clocks from spread spectrum dt-bindings
Changes in v3:
- Patches 1/8 has been added in version 3. The dt-bindings have
been moved from fsl,imx8m-anatop.yaml to imx8m-clock.yaml. The
anatop device (fsl,imx8m-anatop.yaml) is indeed more or less a
syscon, so it represents a memory area accessible by ccm
(imx8m-clock.yaml) to setup the PLLs.
- Patches {3,5}/8 have been added in version 3.
- Patches {4,6,8}/8 use ccm device node instead of the anatop one.
Changes in v2:
- Add "allOf:" and place it after "required:" block, like in the
example schema.
- Move the properties definition to the top-level.
- Drop unit types as requested by the "make dt_binding_check" command.
Dario Binacchi (23):
dt-bindings: clock: imx8mm: add VIDEO_PLL clocks
clk: imx8mm: rename video_pll1 to video_pll
dt-bindings: clock: imx8mp: add VIDEO_PLL clocks
clk: imx8mp: rename video_pll1 to video_pll
dt-bindings: clock: imx8m-anatop: add oscillators and PLLs
arm64: dts: imx8mm: add anatop clocks
arm64: dts: imx8mn: add anatop clocks
arm64: dts: imx8mp: add anatop clocks
arm64: dts: imx8mq: add anatop clocks
clk: imx: add hw API imx_anatop_get_clk_hw
clk: imx: add support for i.MX8MN anatop clock driver
dt-bindings: clock: imx8m-clock: add PLLs
arm64: dts: imx8mm: add PLLs to clock controller module (CCM)
arm64: dts: imx8mn: add PLLs to clock controller module (CCM)
arm64: dts: imx8mp: add PLLs to clock controller module (CCM)
dt-bindings: clock: imx8m-clock: support spread spectrum clocking
clk: imx: pll14xx: support spread spectrum clock generation
clk: imx8mn: support spread spectrum clock generation
clk: imx: add support for i.MX8MP anatop clock driver
clk: imx8mp: rename ccm_base to base
clk: imx8mp: support spread spectrum clock generation
clk: imx: add support for i.MX8MM anatop clock driver
clk: imx8mm: support spread spectrum clock generation
.../bindings/clock/fsl,imx8m-anatop.yaml | 53 +-
.../bindings/clock/imx8m-clock.yaml | 74 +-
arch/arm64/boot/dts/freescale/imx8mm.dtsi | 11 +-
arch/arm64/boot/dts/freescale/imx8mn.dtsi | 11 +-
arch/arm64/boot/dts/freescale/imx8mp.dtsi | 11 +-
arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 +
drivers/clk/imx/Makefile | 6 +-
drivers/clk/imx/clk-imx8mm-anatop.c | 287 ++++++++
drivers/clk/imx/clk-imx8mm.c | 275 ++++---
drivers/clk/imx/clk-imx8mn-anatop.c | 283 ++++++++
drivers/clk/imx/clk-imx8mn.c | 196 +++--
drivers/clk/imx/clk-imx8mp-anatop.c | 305 ++++++++
drivers/clk/imx/clk-imx8mp.c | 684 +++++++++---------
drivers/clk/imx/clk-pll14xx.c | 134 ++++
drivers/clk/imx/clk.c | 15 +
drivers/clk/imx/clk.h | 18 +
include/dt-bindings/clock/imx8mm-clock.h | 76 +-
include/dt-bindings/clock/imx8mn-clock.h | 64 ++
include/dt-bindings/clock/imx8mp-clock.h | 80 +-
19 files changed, 1975 insertions(+), 610 deletions(-)
create mode 100644 drivers/clk/imx/clk-imx8mm-anatop.c
create mode 100644 drivers/clk/imx/clk-imx8mn-anatop.c
create mode 100644 drivers/clk/imx/clk-imx8mp-anatop.c
Comments
On 18/01/2025 13:39, Dario Binacchi wrote: > The series adds support for spread spectrum clocking for i.MX8M{M,N,P} > PLLs (audio, video and DRAM). It has been tested for the video PLL on > boards using i.MX8MN and i.MX8MP. > > Changes in v9: > - Add 'Reviewed-by' tag of Peng Fan for imx8mn platform patches > - Fix building warning raised by the kernel test robot for patch > v8, 11/18 clk: imx: add support for i.MX8MN anatop clock driver > - Add patches for imx8m{m,p} platforms: > - 23/23 clk: imx8mm: support spread spectrum clock generation > - 22/23 clk: imx: add support for i.MX8MM anatop clock driver > - 21/23 clk: imx8mp: support spread spectrum clock generation > - 20/23 clk: imx8mp: rename ccm_base to base > - 19/23 clk: imx: add support for i.MX8MP anatop clock driver I responded in particular patch, but let's respond for formality to cover letter as well. The bindings here might get obsolete already with work: https://github.com/devicetree-org/dt-schema/pull/154 Best regards, Krzysztof To unsubscribe from this group and stop receiving emails from it, send an email to linux-amarula+unsubscribe@amarulasolutions.com.
> Subject: Re: [PATCH v9 00/23] Support spread spectrum clocking for > i.MX8M PLLs > > On 18/01/2025 13:39, Dario Binacchi wrote: > > The series adds support for spread spectrum clocking for > i.MX8M{M,N,P} > > PLLs (audio, video and DRAM). It has been tested for the video PLL on > > boards using i.MX8MN and i.MX8MP. > > > > Changes in v9: > > - Add 'Reviewed-by' tag of Peng Fan for imx8mn platform patches > > - Fix building warning raised by the kernel test robot for patch > > v8, 11/18 clk: imx: add support for i.MX8MN anatop clock driver > > - Add patches for imx8m{m,p} platforms: > > - 23/23 clk: imx8mm: support spread spectrum clock generation > > - 22/23 clk: imx: add support for i.MX8MM anatop clock driver > > - 21/23 clk: imx8mp: support spread spectrum clock generation > > - 20/23 clk: imx8mp: rename ccm_base to base > > - 19/23 clk: imx: add support for i.MX8MP anatop clock driver > I responded in particular patch, but let's respond for formality to cover > letter as well. Sorry to come into the binding part at so late stage. I just got a request for i.MX95 SCMI CLK a few days ago which is impossible for vendor specific properties. But I am not sure "assigned-clock-sscs" is welcomed by maintainers. Please also help to check whether this is usable for your patches to enable SSC for i.MX8M PLL. > > The bindings here might get obsolete already with work: > https://github.com/devicetree-org/dt-schema/pull/154 Not intend to waste to your effort. I also replied in the PR to express my apologize. Thanks, Peng. > > Best regards, > Krzysztof To unsubscribe from this group and stop receiving emails from it, send an email to linux-amarula+unsubscribe@amarulasolutions.com.
Hi Peng and Abel, On Sat, Jan 25, 2025 at 12:47 AM Peng Fan <peng.fan@nxp.com> wrote: > > > Subject: Re: [PATCH v9 00/23] Support spread spectrum clocking for > > i.MX8M PLLs > > > > On 18/01/2025 13:39, Dario Binacchi wrote: > > > The series adds support for spread spectrum clocking for > > i.MX8M{M,N,P} > > > PLLs (audio, video and DRAM). It has been tested for the video PLL on > > > boards using i.MX8MN and i.MX8MP. > > > > > > Changes in v9: > > > - Add 'Reviewed-by' tag of Peng Fan for imx8mn platform patches > > > - Fix building warning raised by the kernel test robot for patch > > > v8, 11/18 clk: imx: add support for i.MX8MN anatop clock driver > > > - Add patches for imx8m{m,p} platforms: > > > - 23/23 clk: imx8mm: support spread spectrum clock generation > > > - 22/23 clk: imx: add support for i.MX8MM anatop clock driver > > > - 21/23 clk: imx8mp: support spread spectrum clock generation > > > - 20/23 clk: imx8mp: rename ccm_base to base > > > - 19/23 clk: imx: add support for i.MX8MP anatop clock driver > > I responded in particular patch, but let's respond for formality to cover > > letter as well. > > Sorry to come into the binding part at so late stage. I just > got a request for i.MX95 SCMI CLK a few days ago which is impossible > for vendor specific properties. > > But I am not sure "assigned-clock-sscs" is welcomed by maintainers. > Please also help to check whether this is usable for your patches > to enable SSC for i.MX8M PLL. > > > > > The bindings here might get obsolete already with work: > > https://github.com/devicetree-org/dt-schema/pull/154 > > Not intend to waste to your effort. > I also replied in the PR to express my apologize. Please let me know clearly how you intend to proceed with this series in light of Peng's series and PR. My team and I, along with my company, have been working on this series for three months now. We do not intend to stop, but we are requesting feedback from the maintainer on the quality of the work and guidance on how to address the next steps. Thanks and regards, Dario > > Thanks, > Peng. > > > > > Best regards, > > Krzysztof