| Message ID | 20261028135915.2665857-5-dario.binacchi@amarulasolutions.com |
|---|---|
| State | New |
| Headers |
Return-Path:
<linux-amarula+bncBCQ4XFG47UFRBQH7Q7LQMGQEYAM55UI@amarulasolutions.com>
X-Original-To: linux-amarula@patchwork.amarulasolutions.com
Delivered-To: linux-amarula@patchwork.amarulasolutions.com
Received: from mail-wm1-f71.google.com (mail-wm1-f71.google.com
[209.85.128.71])
by ganimede.amarulasolutions.com (Postfix) with ESMTPS id 604353F130
for <linux-amarula@patchwork.amarulasolutions.com>;
Wed, 28 Oct 2026 14:59:29 +0100 (CET)
Received: by mail-wm1-f71.google.com with SMTP id
5b1f17b1804b1-4a1fa972b4fsf5026945e9.2
for <linux-amarula@patchwork.amarulasolutions.com>;
Wed, 28 Oct 2026 06:59:29 -0700 (PDT)
ARC-Seal: i=2; a=rsa-sha256; t=1793195969; cv=pass;
d=google.com; s=arc-20260327;
b=VverrmF+gCSKKciCIRhPss9El5+XOkzCy+2ZzfayVj1nwJlw228QWvWBRfYA/RdTAD
xip+y0m/FzGrXffhLlnOiQuoiCldQ0kz497eOqR2cgn1HPzVy6xrHpw4GfSTzH3QPQbU
dWO4etMPzUV/MMUxwimxiaZTZkXrbAyxnS0/uRC/EJ/5XDoN5c10bo2kC4xMs4+qp0c1
bChxigUP28PKhrPsXUAR1LqvG1R710sFdwMgtlD7w+g4w9aaAu/LLs1tGVloFqAXUNeh
SHAbGb8VN0fpTo0GApMeQ5S7jyscUbsKGbGOERFs+B0J8WTtpQG00+cB1O8BsQAlMAOF
U0FA==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20260327;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:dkim-signature;
bh=4d967FbWzl9cuQhWhmMfBwqU6hKFKpmhIQ765ALb84k=;
fh=8XWMqEfic1+YdOi1F8we1Ehws04JRsXoTC8PEZOELYQ=;
b=cIhgpAx66E4oq4tdyX2j90xv1ijyH5nip66HgQurt0EoRK/VYbIHot0jwiCFkMUUv0
7sbrRe0K0qrb0TOjHGqsQ97cZFD4Hq5B3srSiYqQtM+SGP3Zg0bayoBsPQwGebDdBMB1
2isrZI3UMga/NGDSH7ad0xQoCG3wEQ/zyQCohqEc1ovhIraZP6DuukgOyoDSLfVdy351
LiUBEIUv7rPXnI0m2A+lVhv9Uy1ioOl7Ppyc4XIlWkibIJAFu9EmqtWQJajUQgMGvAuy
cBwfo5J1ePrbxR5XWm6VhC9qnM8HDqXwo1xi7IX+ls8chih2LlWviY0BR2YHbZ3G3Zgc
68zg==;
darn=patchwork.amarulasolutions.com
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=czky9GMC;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=neutral header.i=@amarulasolutions.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=amarulasolutions.com; s=google; t=1793195969; x=1793800769;
darn=patchwork.amarulasolutions.com;
h=list-unsubscribe:list-archive:list-help:list-post:list-id
:mailing-list:precedence:content-type
:x-original-authentication-results:x-original-sender:mime-version
:references:in-reply-to:message-id:date:subject:cc:to:from:from:to
:cc:subject:date:message-id:reply-to:content-type;
bh=4d967FbWzl9cuQhWhmMfBwqU6hKFKpmhIQ765ALb84k=;
b=TWXQWYJY4Wpks6kP1/7cb3f5AQmIKdFuLjZnU4fWBNsA8beIQh6u+f1ja3lb0uPRSz
dXAHeWw67a6rqUOWBoFxpJ3F9YpvPh8RyiYgQ4XSb6sRK0tIdgQ06WpBvAj67DoUQ3MZ
cD0ruFG2FOUCewWu0Av53mFV+f0WwKX8j+xcw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20260707; t=1793195969; x=1793800769;
h=list-unsubscribe:list-archive:list-help:list-post
:x-spam-checked-in-group:list-id:mailing-list:precedence
:content-type:x-original-authentication-results:x-original-sender
:mime-version:references:in-reply-to:message-id:date:subject:cc:to
:from:x-gm-gg:x-beenthere:x-gm-message-state:from:to:cc:subject:date
:message-id:reply-to:content-type;
bh=4d967FbWzl9cuQhWhmMfBwqU6hKFKpmhIQ765ALb84k=;
b=06MF5LwCl/ia/jNdWAbKr95yxycdtX2OHgn7hVrv7M0w/cFPPGT1pfKTlA35ZRSiJP
hmzKr3DmvfYbT4PAa200Zq4zziKwPDCncuFlGV0sgSoRQJvMGFLML8aAPdcjl51jLhI/
dH0GVKl31UbwlFzMr1aLgryCsNhUgoF5dsjQ6lsy6yBgOhxg5GX5Vj6GPj/V/lpNXDzq
90Q2VvLB5YL7vnKwYToZuY5Z9ziN84JuNP3xuAdvy3Gi0W+VLP1qef++2Fwe5Z4y8l4d
qXFiwcTfQwslC/46FObZDg8P01e+X6OQgD+f75ehHbjqMXHCYIcNYP03665UdGUYblih
wdzw==
X-Forwarded-Encrypted: i=2;
AKwUvBwPn3YjBJ61SOPiOYT5qlBIxlb+ZfDUgeS3yepY2eK+vFnD6Km+QboWrLcbfRJzzdBYPrFVMrYVVEWzrYBr@patchwork.amarulasolutions.com
X-Gm-Message-State: AFq9FYIUtWnt9dhRDvCJfN9Yk9JHKe2IZ8dVaEMyGDWW82G+cNUU7Hkr
b3yOcEdYz7iVlB6e5M9LtnSEwlrF3OqHKB8PCpI7lM91fR2dgWwoadoyp72MS8CgkkpAOg==
X-Received: by 2002:a05:600c:468b:b0:4a2:16c0:f5e with SMTP id
5b1f17b1804b1-4a965be6173mr47888725e9.10.1793195969029;
Wed, 28 Oct 2026 06:59:29 -0700 (PDT)
X-BeenThere: linux-amarula@amarulasolutions.com;
h="ATskLdfYISDOAVpsuOBt21Abi5C9Nn8spFgXzIeksGCqfdwzPg=="
Received: by 2002:a05:600c:3b99:b0:4a5:4492:e5b4 with SMTP id
5b1f17b1804b1-4a922de2e23ls13404515e9.0.-pod-prod-04-eu; Wed, 28 Oct 2026
06:59:27 -0700 (PDT)
X-Forwarded-Encrypted: i=2;
AKwUvBxGAWiyrlOptw+WYXoFcNEGJyfr5jJ70IG5NHCapWxtTD1ow0blzhMCKH0cMiaiLRPHo6IVKiqnjr5uRhhY@amarulasolutions.com
X-Received: by 2002:a05:600c:3f07:b0:4a1:96cd:2f73 with SMTP id
5b1f17b1804b1-4a963d1b418mr51350785e9.1.1793195967271;
Wed, 28 Oct 2026 06:59:27 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1793195967; cv=none;
d=google.com; s=arc-20260327;
b=dt6L0FbrsSz4r2SoJRcIAJqqOmmWipVnCvnzAd6XqF0yH2AoOObiYdzCdbf1U/mF4+
9qp74cKpZvYggm+ueIpu9VDbHjkysuvhcdDeFlLFdiGzh8iYUpcVWGdCi4m8+olDbjPT
mSrbr1lozIdMNgp8dyMrM+/ZOQ6mEdXBexOkUiwHe1kt/uXuYCubgKdn2Q8P8cqfyqEF
lCmjdGA2UlSybFN6VXgzXvAXUUD5LrUTaQk9zC48IQ46PQzCzTNFSzQdpE87NexlYyOr
OvOehF44N+uEERMQEQBBIrcdqPcqV3lz23yRDHxyCYLoli3Mvmiop/V4qOiMCsIzuj0w
H/AQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20260327;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:dkim-signature;
bh=tJ2ssWlVcmkkQrirdzPI88gPKBfEyms+Ybe9tNYAWD0=;
fh=K6m99k8PLZnKKiFdk+o8o8QzSKBeXI1EeZk3UXxJr7Y=;
b=GTWbfBnGQolxTDgcL5hMH4IFdj15JliVv8AB1Ua09HRyfeKqTtNOnMlnmKGyqXj35q
1vQw/VaIBPsKhhl/sr55h6FQWNfHG+ThTKHQlEOlD/KtHaqTEzDB0zy+W9LeldTWzHKv
qmh49XzxnV7/heLvGDY3cuTkHks9ZrA9Xxwvd4qA91/so5TnnlgALBwaAMJQ79yc7oQV
pXJTkXSOlv8Viagf+M06bzLc0pv+T9Tp6UIo9VQqpOHfwvLYIN9+2ti4/NXKSnxitDGI
t+uCFYFSSKJgD7dqPLV8eUUBV4mggA74zmMlXDg2HIdGGAH/6gTt2PgWbqP3Ek3A2zcc
9+Iw==;
dara=google.com
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@amarulasolutions.com header.s=google
header.b=czky9GMC;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=neutral header.i=@amarulasolutions.com
Received: from mail-sor-f41.google.com (mail-sor-f41.google.com.
[209.85.220.41])
by mx.google.com with SMTPS id
5b1f17b1804b1-4a35a423542sor22306355e9.17.2026.10.28.06.59.27
for <linux-amarula@amarulasolutions.com>
(Google Transport Security);
Wed, 28 Oct 2026 06:59:27 -0700 (PDT)
Received-SPF: pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender) client-ip=209.85.220.41;
X-Forwarded-Encrypted: i=1;
AKwUvBwkJiGcjt3IMxDL5cLUG8TkwHE2u+tW10Nk+I25gJIv7kkLbD4vN9MCvB3p1OdG+IclTTDuQdE3xt5CO4Pk@amarulasolutions.com
X-Gm-Gg: AYBFou0meUBw9Rlimn8NxN3R4XDP7BSWf7861zA5/kdmeyZht4NImWMP+5wD9mUr92T
FeZDAVD0AjdYVw6RRC2Xg+UtB5qpeTFtel+LQee7ZRPbvA3zWVI7dt/sTR4kTrI+ftw46AO7MsB
0/sTtJjdhsQIP3VziSCCmYU5OFrt4VNdS5GSmKM6lgXyRWKSI51f20UUxllEx6AdTpSN195gXpR
DUjndkwz+eKhl/2rkJGb2SPl/Kd+eoWzv+/2hoSYEPKT0f62Iag1fQ6vGTwQu4tBR1Zo5cdjC2U
O7wouTbDpGVrHEevB5k8oCR8i+RSWJhd2xwIP8Pwy0Uw/M/6HlrziCpf2mmwEKKSFNHDh6lgnRB
9zZvb1fwgS4HmRwU6M5gDYRTPATk2DUIbGkNdUxEvf/lFPTvP5BLNCWJ/wGgMQdPYp/tCeHKoNU
X1zDferAsNzoxZsHJQJoxJqGKpgi9gag/Y7i9EaGhMKi+aJPziHDCb7NnXF4dc1fg5RwxgL63a9
JF+x2PRBJDCDUd/ilGVQtak7qJ2n9wbuzD7K5YJ02s+zj0Sz5IRqDJWSGEYKp+MjWa6qBgXgZJK
poHAV2YFLtj//vJU0RVI5WwZt7LMpbi/xaGvvzh2jEd+Fqf2J/neltPBpvtLEUcY9ig7LRkLE3H
F55CF4sBsrAvrUpCsuHUZEn5LOK0DUfWv7IK27YVOfCHbJVY5+cfCjHeWag+UjhzLvBH8VQ==
X-Received: by 2002:a05:600c:3512:b0:4a2:c9b:9b98 with SMTP id
5b1f17b1804b1-4a9665876a3mr51801145e9.17.1793195966837;
Wed, 28 Oct 2026 06:59:26 -0700 (PDT)
Received: from dario-ThinkPad-P14s-Gen-5.amarulasolutions.com ([2.196.42.39])
by smtp.gmail.com with ESMTPSA id
5b1f17b1804b1-4a94f05f168sm37077165e9.4.2026.10.28.06.59.25
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Wed, 28 Oct 2026 06:59:26 -0700 (PDT)
From: Dario Binacchi <dario.binacchi@amarulasolutions.com>
To: Alexandre Torgue <alexandre.torgue@foss.st.com>,
Stephen Boyd <sboyd@kernel.org>
Cc: Marek Vasut <marex@nabladev.com>,
Gabriel Fernandez <gabriel.fernandez@foss.st.com>,
michael@amarulasolutions.com,
linux-amarula@amarulasolutions.com,
Yannick Fertre <yannick.fertre@foss.st.com>,
Raphael Gallais-Pou <raphael.gallais-pou@foss.st.com>,
Dario Binacchi <dario.binacchi@amarulasolutions.com>,
Conor Dooley <conor+dt@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Rob Herring <robh@kernel.org>,
devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org,
linux-stm32@st-md-mailman.stormreply.com
Subject: [RFC PATCH 4/4] arm64: dts: st: select the Engicam RMM display pixel
clock source
Date: Wed, 28 Oct 2026 14:59:08 +0100
Message-ID: <20261028135915.2665857-5-dario.binacchi@amarulasolutions.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20261028135915.2665857-1-dario.binacchi@amarulasolutions.com>
References: <20261028135915.2665857-1-dario.binacchi@amarulasolutions.com>
MIME-Version: 1.0
X-Original-Sender: dario.binacchi@amarulasolutions.com
X-Original-Authentication-Results: mx.google.com; dkim=pass
header.i=@amarulasolutions.com header.s=google header.b=czky9GMC;
spf=pass (google.com: domain of dario.binacchi@amarulasolutions.com
designates 209.85.220.41 as permitted sender)
smtp.mailfrom=dario.binacchi@amarulasolutions.com;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com;
dara=neutral header.i=@amarulasolutions.com
Content-Type: text/plain; charset="UTF-8"
Precedence: list
Mailing-list: list linux-amarula@amarulasolutions.com;
contact linux-amarula+owners@amarulasolutions.com
List-ID: <linux-amarula.amarulasolutions.com>
X-Spam-Checked-In-Group: linux-amarula@amarulasolutions.com
X-Google-Group-Id: 476853432473
List-Post:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/post>,
<mailto:linux-amarula@amarulasolutions.com>
List-Help:
<https://support.google.com/a/amarulasolutions.com/bin/topic.py?topic=25838>,
<mailto:linux-amarula+help@amarulasolutions.com>
List-Archive:
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/>
List-Unsubscribe:
<mailto:googlegroups-manage+476853432473+unsubscribe@googlegroups.com>,
<https://groups.google.com/a/amarulasolutions.com/group/linux-amarula/subscribe>
|
| Series |
Select the STM32MP25 LTDC pixel clock source for the RGB output
|
|
Commit Message
Dario Binacchi
Oct. 28, 2026, 1:59 p.m. UTC
On STM32MP255/257 the LTDC pixel clock is selected by the SYSCFG
pixel clock mux, whose reset value is the LVDS PHY pixel clock. With
the RGB panel the LTDC is then clocked by the unused LVDS PHY, and every
commit times out:
[CRTC:42:crtc-0] vblank wait timed out
[drm] *ERROR* flip_done timed out
Select the LTDC kernel clock as pixel clock source in the RGB panel
overlay and, for consistency, without relying on the reset value, the
LVDS PHY pixel clock in the LVDS panel overlay.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
---
...57d-engicam-microgea-rmm-overlay-am-1280800w8tzqw-t00h.dtso | 3 +++
...2mp257d-engicam-microgea-rmm-overlay-rk050hr345-ct106a.dtso | 2 ++
2 files changed, 5 insertions(+)
diff --git a/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-am-1280800w8tzqw-t00h.dtso b/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-am-1280800w8tzqw-t00h.dtso index 7655c1bf56b1..b44e1d3ddb1b 100644 --- a/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-am-1280800w8tzqw-t00h.dtso +++ b/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-am-1280800w8tzqw-t00h.dtso @@ -32,6 +32,9 @@ &framebuffer { }; <dc { + /* LVDS output: the pixel clock is the LVDS PHY one */ + assigned-clocks = <&syscfg>; + assigned-clock-parents = <&lvds>; status = "okay"; port { diff --git a/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-rk050hr345-ct106a.dtso b/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-rk050hr345-ct106a.dtso index 7be955be58ed..7855086c33c7 100644 --- a/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-rk050hr345-ct106a.dtso +++ b/arch/arm64/boot/dts/st/stm32mp257d-engicam-microgea-rmm-overlay-rk050hr345-ct106a.dtso @@ -38,6 +38,8 @@ touchscreen@38 { <dc { /* RGB output: the pixel clock is the LTDC kernel clock */ clocks = <&rcc CK_KER_LTDC>, <&rcc CK_BUS_LTDC>, <&syscfg>, <&lvds>; + assigned-clocks = <&syscfg>; + assigned-clock-parents = <&rcc CK_KER_LTDC>; pinctrl-names = "default", "sleep"; pinctrl-0 = <<dc_pins_a>; pinctrl-1 = <<dc_sleep_pins_a>;